Introduction

For more robust system operation, the DDR3 SDRAM driver design has been enhanced with reduced capacitance, dynamic on-die termination (ODT), and a new calibration scheme. The capacitance reduction comes from the use of a new “merged” driver. With the new driver, circuitry that makes up the output driver is shared for use in ODT. Separate structures were used on DDR2 for the output driver and termination impedances.

Figure 1: Merged Driver
The concept of the merged driver uses multiple 240Ω structures to enable the pull-up and pull-down networks (see Figure 1 on page 1). Multiple termination values are realized by enabling different combinations of the same 240Ω structures. For DDR3, the output impedance of the full-strength driver is 34Ω by default and is obtained by enabling all seven of the 240Ω legs.

To accomplish the data rates exclusive to DDR3, special attention must be paid to signal integrity. Minimizing any impedance mismatch on the traces connecting the memory controller to the DRAM outputs will help reduce reflections and ringing on the signals. To help reduce these impedance discontinuities, a precision calibration scheme is introduced in DDR3.

**Calibration Method**

The ZQ calibration in DDR3 is used both for the output driver and the ODT. The ZQ ball of each DRAM is connected to an external precision (±1%) 240Ω resistor. This resistor may be shared among devices as long as the controller does not overlap any timing associated with the calibration and as long as the capacitive loading does not exceed specification.

**Figure 2:** Pull-Up Calibration

The calibration control block consists of an analog-to-digital converter (ADC), comparators, a majority filter, an internal reference voltage generator, and an approximation register. The 240Ω legs in the calibration control block are matched to the pull-up legs used in the output driver and termination options. The pull-up leg uses a polyresistor that is slightly larger than 240Ω. It employs several P-channel devices to reduce the resistance of the legs and to tune the polyresistor to 240Ω. This resistor is used to archive a more linear pull-up and pull-down curve for improved signal integrity at the system level. The pull-down leg is similar to the pull-up leg. It uses a large polyresistor with multiple N-channel devices for tuning.

When a ZQ calibration command is given, the pull-up line is driven LOW, and the pull-up leg is pulled to VDDQ. The voltage pull-up (VPULL-UP) line is used to compare the voltage at the XRES point to an internally generated reference voltage (VDDQ/2) by using the comparator inside the DQ calibration control block. The P-channel tuning devices are individually tuned using the VOH signals until the voltage at XRES equals the internally generated reference voltage (VDDQ/2). The VOH codes are stored in the internal approximation register and sent to each of the pull-up legs of the output driver and termination. After all the pull-up devices have been calibrated to the external resistor, the comparator is again used to compare the voltage on the pull-down (VPULL-DOWN)
ZQ Calibration Commands

Two new commands relating to ZQ calibration are introduced in DDR3. The ZQ CALIBRATION LONG (ZQCL) command is most often used at initial system power-up or when the device is in a reset condition. The ZQCL command resolves the problem of manufacturing process variation and calibrates the DRAM to an initial temperature and voltage setting. A full calibration using the ZQCL command takes 512 clock cycles to complete. During this calibration time, the memory data bus must remain completely idle and quiet. Any time the DRAM is idle after the initial calibration, subsequent ZQCL commands may be issued. For these subsequent commands (commands issued at times other than initialization and reset), the timing window required to complete the calibration is reduced to 256 clock cycles.

The ZQ CALIBRATION SHORT (ZQCS) command tracks the continuous voltage and temperature changes associated with normal operation. Periodic short calibrations enable the DRAM to maintain linear output driver and termination impedance over the full voltage and temperature range. A ZQCS command takes 64 clock cycles to complete.

ZQ Calibration Timing

The first ZQCL issued after RESET must be given a timing period of $t_{ZQ\text{INIT}}$ (512 clock cycles) to perform the full calibration. A timing period of $t_{ZQ\text{OPER}}$ (256 clock cycles) must be allowed for any subsequent ZQCL commands. The ZQCL command may be used any time there is more impedance error than can be corrected with a ZQCS command. Again, during the $t_{ZQ\text{INIT}}$ and $t_{ZQ\text{OPER}}$ time windows, the DRAM channel must remain completely quiet.

ZQCS commands may be issued any time the DRAM is not performing activities. A shorter timing window of 64 clocks ($t_{ZQCS}$) must be satisfied before normal operation may resume.

All banks must be precharged and $t_{\text{RP}}$ met before any calibration commands may be issued by the controller (see Figure 3 on page 4). ZQCL or ZQCS commands may be issued inside of $t_{X\text{SDLL}}$ time when exiting self refresh. An explicit calibration command must be issued upon self refresh exit for the I/O calibration to take place. After self refresh exit, $t_{\text{XS}}$ must be satisfied before either ZQCL or ZQCS is issued.

### Table 1: ZQ Command Truth Table

<table>
<thead>
<tr>
<th>Function</th>
<th>Abbreviation</th>
<th>CKE Previous Cycle</th>
<th>CKE Next Cycle</th>
<th>CS#</th>
<th>CAS#</th>
<th>RAS#</th>
<th>WE#</th>
<th>BA0-BA3</th>
<th>A13-A15</th>
<th>A12</th>
<th>A10</th>
<th>A0-A9, A11</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZQ CALIBRATION LONG</td>
<td>ZQCL</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>H</td>
<td>X</td>
</tr>
<tr>
<td>ZQ CALIBRATION SHORT</td>
<td>ZQCS</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>X</td>
</tr>
</tbody>
</table>

### ZQ Calibration Timing

The first ZQCL issued after RESET must be given a timing period of $t_{ZQ\text{INIT}}$ (512 clock cycles) to perform the full calibration. A timing period of $t_{ZQ\text{OPER}}$ (256 clock cycles) must be allowed for any subsequent ZQCL commands. The ZQCL command may be used any time there is more impedance error than can be corrected with a ZQCS command. Again, during the $t_{ZQ\text{INIT}}$ and $t_{ZQ\text{OPER}}$ time windows, the DRAM channel must remain completely quiet.

ZQCS commands may be issued any time the DRAM is not performing activities. A shorter timing window of 64 clocks ($t_{ZQCS}$) must be satisfied before normal operation may resume.

All banks must be precharged and $t_{\text{RP}}$ met before any calibration commands may be issued by the controller (see Figure 3 on page 4). ZQCL or ZQCS commands may be issued inside of $t_{X\text{SDLL}}$ time when exiting self refresh. An explicit calibration command must be issued upon self refresh exit for the I/O calibration to take place. After self refresh exit, $t_{\text{XS}}$ must be satisfied before either ZQCL or ZQCS is issued.
Figure 3: ZQ Calibration Timing

Calculating the Calibration Interval

The frequency of ZQ calibration commands will be dependent on system temperature and voltage drift rates. To maintain the linear output driver and termination impedances, the controller will need to issue ZQCS commands at specific intervals to account for slight system environment changes.

One method for determining these timing intervals is to use the temperature ($T_{driftrate}$) and the voltage ($V_{driftrate}$) drift rates that the DRAM is subjected to in the application. Along with the system-specific drift rates, the design should assume maximum ODT voltage and temperature sensitivities taken from the DDR3 specification, as shown in Table 2.

The DRAM is capable of correcting 0.5% impedance error within a 64 clock period (ZQCS command period). This number, along with the system drift rates, can be used in the formula below to calculate the calibration interval.

$$\frac{0.5\%}{(T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

Note: $T_{sens}$ and $V_{sens}$ are the maximum temperature and voltage sensitivities taken from Table 2. Values are for illustration purposes only. Refer to the component data sheet for current specifications.

Table 2: ODT Voltage and Temperature Sensitivity

<table>
<thead>
<tr>
<th>Change</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$dR_{\text{dT}}$</td>
<td>0</td>
<td>1.5</td>
<td>%/°C</td>
</tr>
<tr>
<td>$dR_{\text{tV}}$</td>
<td>0</td>
<td>0.15</td>
<td>%/mV</td>
</tr>
</tbody>
</table>

Notes:
1. CKE must be continuously registered HIGH during the calibration procedure.
2. ODT must be disabled via the ODT signal or the MRS command during the calibration procedure.
3. All devices connected to the DQ bus should be High-Z during the calibration procedure.
Example Calculation

From the system environment:

\[ T_{drift} = 1.2\, ^\circ\text{C/s} \]
\[ V_{drift} = 10\, \text{mV/s} \]

From the specifications in Table 2 on page 4:

\[ T_{sens} = 1.5\, \%/\, ^\circ\text{C} \]
\[ V_{sens} = 0.15\, \%/\, \text{mV} \]

Time between ZQCS commands:

\[
\frac{0.5\%}{\left( \frac{1.5\%}{\, ^\circ\text{C}} \times \frac{1.2\, ^\circ\text{C}}{\, 1\, \text{s}} \right) + \left( \frac{0.15\%}{\, \text{mV}} \times \frac{10\, \text{mV}}{\, 1\, \text{s}} \right)}
\]

\[
\frac{0.5\%}{\left( \frac{1.8\%}{\, 1\, \text{s}} \right) + \left( \frac{1.5\%}{\, 1\, \text{s}} \right)}
\]

\[
= \frac{0.5\%}{3.3\%/\, 1\, \text{s}} = \frac{0.152\, \text{s} = 152\, \text{ms}}{}
\]

To maintain \( \text{R} \text{on} \) and \( \text{ODT} \) accuracy, the maximum amount of time between ZQCS commands would be 152\, ms for the system in the example. To determine the number of clocks, divide by \( \frac{1}{\text{CK}} \).

Conclusion

The DDR3 ZQ calibration scheme provides an improvement in controlled impedance values and significantly tighter tolerances when compared with DDR2. The long calibration at initialization enables the DRAM to minimize any process variation present in the driver. Short calibrations during normal operation reduce impedance variation due to voltage and temperature drift. This accuracy helps to minimize impedance discontinuities between PCB trace and driver and improves overall signal integrity.