Technical Note
Calculating Memory System Power for DDR3

Introduction
DDR3 SDRAM provides additional bandwidth over previous DDR and DDR2 SDRAM. In addition to the premium performance, DDR3 has a lower operating voltage range. The result can be a higher bandwidth performing system while consuming equal or less system power. However, it is not always easy to determine the power consumption within a system application from the data sheet specification.

This technical note details how DDR3 SDRAM consumes power and provides the tools that system designers can use to estimate power consumption in any specific system. In addition to offering tools and techniques for calculating system power, Micron’s DDR3-1067 “Data Sheet Specifications” on page 20 and a DDR3 Power Spreadsheet Usage Example on page 20 are provided.

Table 1 describes the command abbreviations found in the following sections.

Table 1: Abbreviation Definitions

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACT</td>
<td>ACTIVATE</td>
</tr>
<tr>
<td>BL</td>
<td>Burst length</td>
</tr>
<tr>
<td>BC</td>
<td>Burst chop</td>
</tr>
<tr>
<td>PRE</td>
<td>PRECHARGE</td>
</tr>
<tr>
<td>ODT</td>
<td>On-die termination</td>
</tr>
<tr>
<td>RD</td>
<td>READ</td>
</tr>
<tr>
<td>REF</td>
<td>REFRESH</td>
</tr>
<tr>
<td>WR</td>
<td>WRITE</td>
</tr>
</tbody>
</table>

DRAM Operation
To estimate the power consumption of a DDR3 SDRAM, it is necessary to understand the basic functionality of the device (see Figure 1 on page 2). The operation of a DDR3 device is similar to that of a DDR2. For both devices, the master operation of the DRAM is controlled by clock enable (CKE).

If CKE is LOW, the input buffers are turned off. To allow the DRAM to receive commands, CKE must be HIGH, thus enabling the input buffers and propagates the command/address into the logic/decoders on the DRAM.

During normal operation, the first command sent to the DRAM is typically an ACT command. This command selects a bank and row address. The data, which is stored in the cells of the selected row, is then transferred from the array into the sense amplifiers. The portion of the DRAM consuming power in the ACT command is shown in blue and gold in Figure 1 on page 2.
Eight different array banks exist on the DDR3 SDRAM. Each bank contains its own set of sense amplifiers and can be activated separately with a unique row address. When one or more banks has data stored in the sense amplifiers, the DRAM is in the active state.

The data remains in the sense amplifiers until a PRE command to the same bank restores the data to the cells in the array. Every ACT command must have a PRE command associated with it; that is, ACT and PRE commands occur in pairs unless a PRECHARGE ALL command is used.

**Figure 1:** 1Gb DDR3 SDRAM Functional Block Diagram

In the active state, the DDR3 device can perform READs and WRITEs. A READ command decodes a specific column address associated with the data that is stored in the sense amplifiers (shown in green in Figure 1). The data from this column is driven through the I/O, gating to the internal READ latch. From there, it is multiplexed onto the output drivers. The circuits used in this function are shown in purple in Figure 1.

The process for a WRITE is similar to the READ except the data propagates in the opposite direction. Data from the DQ pins is latched into the data receivers/registers and is transferred to the internal data drivers. The internal data drivers then transmit the data to the sense amplifiers through the I/O gating and into the decoded column address location.

DDR3, like DDR2, includes ODT on the data I/O pins. This feature is controlled by the ODT pin and consumes additional power when activated. The ODT and the output driver on DDR3 includes additional mode register settings over previous DRAM to increase system flexibility and to optimize signal integrity. This power needs to be included in total power calculations (see “I/O Termination Power” on page 12).
TN-41-01: Calculating Memory System Power for DDR3
Introduction

DRAM Power Calculators

The IDD values referenced in this article are taken from Micron's preliminary 1Gb DDR3-1067 data sheet, and they are listed in “Data Sheet Specifications” on page 20. While the values provided in data sheets may differ from between vendors and different devices, the concepts for calculating power are the same. It is important to verify all data sheet parameters before using the information in this article.

Methodology Overview

The following four steps are required to calculate system power:
1. Calculate the power subcomponents from the data sheet specifications. (This calculation is denoted as Pds(XXX), where XXX is the subcomponent power.)
2. Derate the power based on the command scheduling in the system (Psch[XXX]).
3. Derate the power to the system's actual operating VDD and clock frequency (Psys[XXX]).
4. Sum the subcomponents of the system's operating conditions to calculate the total power consumed by the DRAM.

Background Power

As discussed previously, CKE is the master on-off switch for the DRAM. When CKE is LOW, most inputs are disabled. This is the lowest power state in which the device can operate, and if all banks are precharged, it is specified in the data sheet as IDD2P. If any bank is open, the current consumed is IDD3P. IDD2P has two possible conditions, depending on whether mode register bit 12 is set for a slow or fast power-down exit time. The appropriate IDD2P value should be used for the power calculations based on how the application sets this mode register.

CKE must be taken HIGH to allow the DRAM to receive ACT, PRE, READ, and WRITE commands. When CKE goes HIGH, commands start propagating through the DRAM command decoders, and the activity increases the power consumption. The current consumed is specified in the data sheet as IDD2N if all banks are precharged or IDD3N if any bank is active.

Figure 2 on page 4 shows the typical current usage of a DDR3 device when CKE transitions, assuming all banks are precharged. When CKE is HIGH, the device draws a maximum IDD2N of 65mA of current; when CKE goes LOW, that figures drops to an IDD2P of ~10–25mA, depending on how slow or how fast the power-down exit time is. All of these values assume the DRAM is in the precharged state. Similarly, if the device is in the active state, it consumes IDD3P current in power-down (CKE = LOW) and IDD3N current in standby (CKE = HIGH).
Figure 2: Effects of CKE on IDD Consumption

Calculation of the power consumed by a DDR3 device operating in these standby conditions is easily completed by multiplying the IDD and the voltage applied to the device, VDD.

\[
P_{ds(PRE_PDN)} = IDD2P \times VDD
\]  
(Eq. 1)

\[
P_{ds(PRE_STBY)} = IDD2N \times VDD
\]  
(Eq. 2)

\[
P_{ds(ACT_PDN)} = IDD3P \times VDD
\]  
(Eq. 3)

\[
P_{ds(ACT_STBY)} = IDD3N \times VDD
\]  
(Eq. 4)

The data sheet specification for all IDD values is taken at the worst-case VDD, which is 1.575V for DDR3. The calculations for maximum DDR3 standby powers using the assumptions in "Data Sheet Specifications" are as follows:

\[
P_{ds(PRE_PDN)} = 25mA \times 1.575V
\]

\[
P_{ds(PRE_PDN)} = 39mW
\]  
(Eq. 5)

\[
P_{ds(PRE_STBY)} = 65mA \times 1.575V
\]

\[
P_{ds(PRE_STBY)} = 102mW
\]  
(Eq. 6)

\[
P_{ds(ACT_PDN)} = 45mA \times 1.575V
\]

\[
P_{ds(ACT_PDN)} = 71mW
\]  
(Eq. 7)

\[
P_{ds(ACT_STBY)} = 75mA \times 1.575V
\]

\[
P_{ds(ACT_STBY)} = 118mW
\]  
(Eq. 8)

**Note:** \(IDD2P\) in the above equations assumes MR[12] = 0.
During normal operation, the DRAM always consumes background power. This background power can be in one of the four categories above. Therefore, the total average background power is a ratio of these four individual powers. This ratio is determined by the percentage of time the DRAM is precharged (all of the banks are precharged) or active (one or more banks are open). Additionally, the percent of time that CKE is LOW or HIGH during each of the conditions determines the ratio between the standby and the power-down conditions. To complete these ratios, three parameters are required as shown in Table 2.

### Table 2: DDR3 Background Power Components

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BNK_PRE%</td>
<td>Percentage of time all banks are precharged</td>
</tr>
<tr>
<td>CKE_LO_PRE%</td>
<td>Percentage bank precharge time (BNK_PRE%) when CKE is LOW</td>
</tr>
<tr>
<td>CKE_LO_ACT%</td>
<td>Percentage bank active time (100% - BNK_PRE%) when CKE is LOW</td>
</tr>
</tbody>
</table>

\[
\begin{align*}
\text{Psch(PRE_PDN)} &= \text{Pds(PRE_PDN)} \times \text{BNK_PRE\%} \times \text{CKE_LO_PRE\%} \\
\text{Psch(PRE_STBY)} &= \text{Pds(PRE_STBY)} \times \text{BNK_PRE\%} \times [1 - \text{CKE_LO_PRE\%}] \\
\text{Psch(ACT_PDN)} &= \text{Pds(ACT_PDN)} \times [1 - \text{BNK_PRE\%}] \times \text{CKE_LO_ACT\%} \\
\text{Psch(ACT_STBY)} &= \text{Pds(ACT_STBY)} \times [1 - \text{BNK_PRE\%}] \times [1 - \text{CKE_LO_ACT\%}]
\end{align*}
\]  

(Eq. 9)

**Activate Power**

To allow a DDR3 SDRAM to READ or WRITE data, a bank and row must first be selected using an ACT command. For every ACT command, there is a corresponding PRE command. The ACT command opens a row, and the PRE closes the row.

Figure 3 on page 6 illustrates a typical current profile for $\text{IDD}_0$. Following an ACT command, the device uses a significant amount of current to decode the command/address and then transfer the data from the DRAM array to the sense amplifiers. When this is complete, the DRAM is maintained in an active state until a PRE command is issued. The PRE command restores the data from the sense amplifiers into the memory array and resets the bank for the next ACT command. This leaves the bank in its precharged state.
Note: Current profiles are provided for illustrative purposes and are not associated with a specific DDR3 DRAM device.

The data sheet specifies $I_{DD0}$ averaged over time with the interval between ACT commands being $t_{RC}$. This is represented by the blue line in Figure 3. During this operation, a background current, shown in orange, is always consumed ($I_{DD3N}$ when the row is active and $I_{DD2N}$ when the row is precharged). This background current must be subtracted from $I_{DD0}$ to identify the power consumed due to the ACT and PRE commands. This is shown in Equation 10, where $I_{DD3N}$ is subtracted from $I_{DD0}$ during the row active time ($t_{RAS}$) and $I_{DD2N}$ is subtracted during the remaining time.

$$P_{ds(ACT)} = \left[ I_{DD0} - I_{DD3N} \times \frac{t_{RAS}}{t_{RC}} + I_{DD2N} \times (\frac{t_{RC} - t_{RAS}}{t_{RC}}) \right] \times V_{DD}$$

$$P_{ds(ACT)} = \left[ 115mA - \frac{[75mA \times 37.5ns] + [65mA \times (50.625ns - 37.5ns)]}{50.625ns} \right] \times 1.575V$$

$P_{ds(ACT)} =$ 63mW  

(Eq. 10)

Equation 10 provides the maximum power consumed only if the DRAM is used at MIN $t_{RC}$ cycle time as specified in the data sheet. This is noted as $P_{ds(ACT)}$, meaning “power under data sheet conditions.” However, most systems do not operate in this manner. Fortunately, it is easy to scale the ACT power for other modes of operation. The scaling factor is represented as $t^{RRDscheduled}$ ($t^{RRDsch}$), which is the average scheduled row-to-row activate timing. Two examples of scaling activate power with different command spacings are shown. One example is when $t^{RRDsch} > t^{RC}$, and a second when the device is in bank interleave mode.
In Figure 4, the average ACT-ACT cycle time is greater than the specified $t_{RC} = 50.625$ns. $t_{RRDsch}$ is stretched to 35 clock cycles, which is $65.625$ns for a 533 MHz clock.

The active power can easily be scaled as the ratio of the actual $t_{RRDsch}$ value to the data sheet $t_{RC}$ condition. The calculation is as follows:

$$Psch(\text{ACT}) = Pds(\text{ACT}) \times \frac{t_{RC}}{t_{RRDsch}}$$

Therefore, by changing the ACT-ACT time from 50.625ns to 65.625ns, the maximum activation power, $Psch(\text{ACT})$, drops from 63mW to 49mW. Note that this power is only the activation power and does not include the background power contributed by $IDD2N$ and $IDD3N$.

Because a DDR3 device has multiple banks, it is possible to have several open rows at one time. Therefore, it is also possible to have ACT commands closer together than $t_{RC}$. Figure 5 on page 8 shows an example in which two banks are interleaved within 50.625ns, making the average $t_{RRDsch} = 25.3$ns. Because $t_{RRDsch}$ is an average, it does not matter that some commands are spaced 7.5ns apart while others are 43.125ns apart (see Figure 5). The yellow current profile represents the first bank activated and includes the $IDD0$ component. This is only included in one instance on the device, even if other banks are open. The purple current profile, which represents the second bank activated, shows only the additional current introduced due to the second bank activated. The green curve represents the sum of the two banks.
The calculation to determine the power consumption for the activation power is the same as before:

$$Psch(ACT) = 63mW \times \frac{50.625ns}{25.3ns}$$

$$Psch(ACT) = 126mW$$  \hfill (Eq. 12)

The maximum $Psch(ACT)$ for two interleaved banks increases from 63mW to 126mW because twice the amount of ACT and PRE power is consumed when operating two banks compared to one.

With this basic equation, the ACT-PRE power can be calculated for any usage condition, from eight interleaved banks to one bank that is seldom opened.

**Write Power**

After a bank is open, data can be either read from or written to the DDR3 SDRAM. The two cases are similar. Figure 6 on page 9 illustrates an example of two WRITE commands utilizing BL = 8 operation.
When several WRITEs are added between ACT commands, the consumption of current associated with the WRITE is \( I_{DD4W} \). To identify the power associated with only the WRITEs and not the standby current, \( I_{DD3N} \) must be subtracted. The calculation for the data sheet write component of power, \( P_{ds(WR)} \), is shown in Equation 13.

\[
P_{ds(WR)} = (I_{DD4W} - I_{DD3N}) \times V_{DD}
\]

\[
P_{ds(WR)} = (240\,mA - 75\,mA) \times 1.575V
\]

\[
P_{ds(WR)} = 260\,mW
\]

(Eq. 13)

To scale the data sheet power to actual power based on command scheduling, it must be calculated as a ratio of the write bandwidth. This is noted as \( WRsch\% \), which is the total number of clock cycles that write data is on the bus (not WRITE commands) versus the total number of clock cycles. The \( WRsch\% \) calculation for the example show in Figure 6 is shown in Equation 14.

\[
WRsch\% = \frac{\text{num\_of\_WR\_cycles}}{n_{ACT}}
\]

\[
WRsch\% = \frac{8 \text{ cycles}}{36\,t_{CK}}
\]

\[
WRsch\% = 22\%
\]

(Eq. 14)
When the ratio of WRITEs is known, the power associated with the scheduled WRITEs, Psch(WR), can be easily calculated from the data sheet write power, as shown in Equation 15.

The data sheet conditions specify IDD4W with a BL = 8. DDR3 devices may also operate with a BC = 4. However, internally the DDR3 DRAM continues operate as if it were doing BL = 8 WRITEs and masks off the last four data bits. Therefore, if a WRITE using BC = 4 is completed, it will require approximately the same amount of power as a WRITE with BL = 8 (four clock cycles). The multiplication of the \((8/BL)\) at the end of the equation adjusts for this difference in burst length.

\[
\text{Psch(WR)} = \text{Pds(WR)} \times \text{WRsch}\%
\]

\[
\text{Psch(WR)} = 260\text{mW} \times 22\%
\]

\[
\text{Psch(WR)} = 57\text{mW}
\]

(Eq. 15)

**Read Power**

The power required to read data is similar to that needed to write data, as shown in Figure 7. A row is opened with an ACT command, and then a set of two BL = 8 READs is completed from columns in that row. After the READs are complete, the row is closed with a PRE command and the sequence is restarted.

**Figure 7: Current Profile – READs**
The read current profile looks very similar to the write current profile. The average current is calculated exactly the same as in the write case, except IDD4R is substituted for IDD4W.

\[
P_{ds}(RD) = (IDD4R - IDD3N) \times VDD
\]

\[
P_{ds}(RD) = (220mW - 75mA) \times 1.575V
\]

\[
P_{ds}(RD) = 228mW
\]  

(Eq. 16)

To scale the data sheet power to actual power based on command scheduling, it must be calculated as a ratio of the read bandwidth. This is denoted as RDsch%, which is the total number clock cycles containing read data (not READ commands) that are on the data bus versus the total number of clock cycles. The RDsch% calculation is shown in Equation 15.

\[
RDsch\% = \frac{\text{num of RD cycles}}{nACT} \times \frac{nACT}{32tCK}
\]

\[
RDsch\% = \frac{8 \text{ cycles}}{32tCK}
\]

\[
RDsch\% = 25\%
\]  

(Eq. 17)

After the ratio of READs is known, the power associated with the scheduled READs, Psch(RD), can be easily calculated from the data sheet read power in Equation 18.

\[
Psch(RD) = P_{ds}(RD) \times RDsch\%
\]

\[
Psch(RD) = 228mW \times 25\%
\]

\[
Psch(RD) = 57mW
\]  

(Eq. 18)
I/O Termination Power

Psch(RD) and Psch(WR) are only part of the total power for read and write sequences. Data sheet specifications do not include output driver power or ODT power. These powers are system-dependent and must be calculated for each system.

DDR3 systems can vary greatly depending on the application’s density and form factor requirements. A typical small density system is shown in Figure 8. The data bus connects the controller to two DDR3 DRAM. Additionally, the controller and the DRAM utilize ODT for the data lines so no external passive components are required for this example system.

**Figure 8: Typical System DQ Termination**

The drivers in the system have an impedance of RON which pulls the bus towards VDDQ for a “1” or VSSQ for a “0”. The termination on the die is functionally a pull-up resistor and a pull-down resistor where RTTPU = RTTPD = 2 x RTT. RTT is the selected Thevenin equivalent termination value selected for the device.

A simple termination scheme for the example system is shown in Table 3 on page 12. Because this is a point-to-two-point system, all output drivers are set to 34Ω and terminations are set.

**Table 3: Termination Configuration**

<table>
<thead>
<tr>
<th></th>
<th>Controller</th>
<th>DRAM 1</th>
<th>DRAM 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RON</td>
<td>RTT</td>
<td>RON</td>
</tr>
<tr>
<td>WRITEs to DRAM 1</td>
<td>34Ω</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>READs from DRAM 1</td>
<td>Off</td>
<td>75Ω</td>
<td>34Ω</td>
</tr>
<tr>
<td>WRITEs to DRAM 2</td>
<td>34Ω</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>READs from DRAM 2</td>
<td>Off</td>
<td>75Ω</td>
<td>Off</td>
</tr>
</tbody>
</table>

Two methods can be used to calculate the power consumed by the output driver and ODT. One is to simulate the system data bus using SPICE models of the components and then average the power consumed over a sufficiently long pattern of pseudo-random data. A simpler method, however, is to calculate the DC power of the output driver against the termination. This is usually not worst-case, but it provides a first-order approximation of the output power.
The I/O powers that must be calculated are:

- **PdqRD**: The output driver power when driving the bus
- **PdqWR**: The termination power when terminating a WRITE to the DRAM
- **PdqRDoth**: The termination power when terminating a READ from another DRAM
- **PdqWRoth**: The termination power when terminating write data to another DRAM

The nominal DRAM I/O termination DC power for the memory system can be calculated using Thevenin equivalent circuits (see Figure 9 and Figure 10). The resultant I/O termination DC power values for the DRAM, per I/O pin, are listed in Table 4 on page 14. The controller and board series termination powers are not accounted for in the DRAM I/O termination power values even though they are shown for reference.

**Figure 9: DRAM READ**

**Figure 10: DRAM WRITE**
To calculate the power for output or termination on the DRAM, the power per DQ must be multiplied by the number of DQ and strobes on the device (num_DQR). For write termination, data masks must also be included in the sum of the total number of write signals that must be terminated (num_DQW). This will vary depending on data width of the DRAM.

Equation 19 on page 14 calculates the DRAM power for the following four I/O buffer operations:

- **Pds(DQ)**: DRAM output driver power when driving the bus
- **Pds(termW)**: DRAM termination power when terminating a WRITE to the DRAM
- **Pds(termRoth)**: DRAM termination power when terminating a READ from another DRAM
- **Pds(termWoth)**: DRAM termination power when terminating write data to another DRAM

\[
\begin{align*}
P_{\text{ds(DQ)}} &= P_{\text{dqsRD}} \times \text{num\_DQR} \\
P_{\text{ds(termW)}} &= P_{\text{dqsWR}} \times \text{num\_DQW} \\
P_{\text{ds(termRoth)}} &= P_{\text{dqsRDoth}} \times \text{num\_DQR} \\
P_{\text{ds(termWoth)}} &= P_{\text{dqsWRoth}} \times \text{num\_DQW}
\end{align*}
\]  
\text{(Eq. 19)}

To illustrate how the power is calculated, an assumption using a x8 device is shown. For this example, num_DQR includes eight DQ and two DQS signals for a total of ten, whereas num_DQW totals 11 to account for the addition of the data mask. The DC power values from Table 4 on page 14 are also used, and the results are presented in Equation 20.

\[
\begin{align*}
P_{\text{ds(DQ)}} &= 5.3\text{mW} \times 10 = 53\text{mW} \\
P_{\text{ds(termW)}} &= 0\text{mW} \times 11 = 0\text{mW} \\
P_{\text{ds(termRoth)}} &= 0\text{mW} \times 10 = 131\text{mW} \\
P_{\text{ds(termWoth)}} &= 13.2\text{mW} \times 11 = 145\text{mW}
\end{align*}
\]  
\text{(Eq. 20)}

To complete the I/O and termination power calculation, the 100 percent usage data sheet specification must be derated based on the data bus utilization. The read and write utilization has already been provided as RDschd% and WRschd%. Two additional terms are required to cover the termination case for data to/from another DRAM. These are termRDsch% (terminating read data from another DRAM) and termWRsch% (terminating write data to another DRAM). The power based on command scheduling is then calculated as:
Refresh Power

Refresh is the final power component that must be calculated for the device to retain data integrity. DDR3 memory cells store data information in small capacitors that lose their charge over time and must be recharged. The process of recharging these cells is called refresh.

The specification for refresh in the DDR3 data sheet is $I_{DD5}$. $I_{DD5}$ assumes the DRAM is operating continuously at minimum REFRESH-to-REFRESH command spacing, $t_{RFC (MIN)}$. During this operation, the DRAM is also consuming $I_{DD3N}$ standby current. Thus, to calculate only the power due to refresh, $I_{DD3N}$ must be subtracted, as shown in Equation 22.

$$P_{d}(REF) = (255mA - 75mA) \times 1.575V$$

$$P_{ds}(REF) = 284mW$$

(Eq. 22)

However, REFRESH operations are typically distributed evenly over time at a refresh interval of $t_{REFI}$. Thus, the scheduled refresh power, $P_{sch}(REF)$, is the ratio of $t_{RFC (MIN)}$ to $t_{REFI}$, multiplied by $P_{ds}(REF)$, as shown in Equation 23.

$$P_{sch}(REF) = \frac{t_{RFC (MIN)}}{t_{REFI}} \times P_{ds}(REF)$$

$$P_{sch}(REF) = 284mW \times \frac{110ns}{7.8\mu s}$$

$$P_{sch}(REF) = 4mW$$

(Eq. 23)

Power Derating

Thus far, the power calculations have assumed a system operating at worst-case VDD. They have also assumed the clock frequency in the system is the same as the frequency defined in the data sheet. The resulting power is denoted as $P_{sch}(XXX)$. Most systems, however, operate at different voltages or clock frequencies than the ones defined in the data sheet. Each of the power components must be derated to the actual system conditions, with the resulting power denoted as $P_{sys}(XXX)$.
TN-41-01: Calculating Memory System Power for DDR3 Power

Refresh Power

The following section explains how to derate each of the power components to an actual system.

Voltage Supply Scaling

Most applications operate near the nominal VDD, not at the absolute maximum VDD. The only power parameters that do not scale with VDD are the data I/O and termination power because the system VDD is already assumed when the initial power is calculated.

On DRAM, power is typically related to the square of the voltage. This is because most of the power is dissipated by capacitance, with \( P = CV^2f \) where \( C = \) internal capacitance, \( V = \) supply voltage, and \( f = \) frequency of the clock or command (see “Frequency Scaling” on page 16). Thus, to scale power to a different supply voltage:

\[
P_{sys(XXX)} = P_{sch(XXX)} \times \left( \frac{VDD \, used}{MAX \, spec \, VDD} \right)^2
\]

(Eq. 24)

Frequency Scaling

Many power components, such as \( P_{sch(ACT\_PDN)} \), \( P_{sch(ACT\_STBY)} \), \( P_{sch(PRE\_STBY)} \), \( P_{sch(WR)} \), and \( P_{sch(RD)} \), are dependent on the clock frequency at which a device operates. \( P_{sch(PRE\_PDN)} \) is dependent on a slow or fast exit time. If a fast exit time is selected, the power will scale with frequency. However, if a slow exit time is selected, there is no scaling because the clock is disabled during power-down mode.

Similarly, \( P_{sch(REF)} \) does not scale with clock frequency, and \( P_{sch(ACT)} \) is dependent on the interval between ACT commands, rather than clock frequency.

The power for components dependent on an operating frequency can be scaled for actual operating frequency:

\[
P_{sys(XXX)} = P_{sch(XXX)} \times \frac{freq\_used}{spec\_freq}
\]

(Eq. 25)

The \( freq\_used \) is the actual clock frequency at which a device operates in the system. The \( spec\_freq \) is the clock frequency at which the device was tested during the IDD tests. This information is provided in the test condition notes in a data sheet. The test condition notes also describe tests at the minimum clock rate for a specific CAS latency, and that value is specified under the \( tCK \) parameter.
Calculating Total DRAM Power

The tools are now in place to calculate the system power for any usage condition. The last task is to put them together. The various system power subcomponents are summed together, as shown in Equation 27.

$$P_{sys}(TOT) = P_{sys}(PRE\_PDN) + P_{sys}(PRE\_STBY) + P_{sys}(ACT\_PDN) + P_{sys}(ACT\_STBY) + P_{sys}(WR) + P_{sys}(RD) + P_{sys}(REF) + P_{sys}(DQ) + P_{sys}(termW) + P_{sys}(termRoth) + P_{sys}(termWoth)$$

(Eq. 27)

Having compensated for all primary variables that can affect device power, the total power dissipation of a DDR3 device operating under specific system usage conditions has now been calculated.
Calculating Memory System Power for DDR3
Calculating Total DRAM Power

DDR3 Power Spreadsheet

Calculating all of these equations by hand can be tedious. For this reason, Micron has published an online worksheet to simplify the process. Micron’s DDR3 SDRAM System-Power Calculator, as well as detailed instructions for its use, are available on Micron’s Web site at www.micron.com/systemcalc. An example of using the system-power calculator is provided in “DDR3 Power Spreadsheet Usage Example” on page 20.

To utilize the online spreadsheet, enter the device data sheet conditions on the “DDR3 Spec” tab. Starting values are provided, but it is important to verify all data sheet parameters prior to using the spreadsheet. Note that multiple speed bins and DRAM densities are included and that correct inputs are required for each column utilized.

After the data sheet values are entered, the actual DRAM configuration to be used for the power calculations is selected on the “DDR3 Config” tab, as shown in Figure 11. The density, I/O configuration, and speed grade are selected with pull-down menus. In addition, the mode register configuration is selected for the differential strobe, TDQS, and PD exit mode. These inputs correctly configure the calculator for a specific DRAM based on the data input on the “DDR3 Spec” worksheet.

Figure 11: Spreadsheet – DRAM Configuration Tab

<table>
<thead>
<tr>
<th>DRAM Density</th>
<th>1Gb</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of DQs per DRAM</td>
<td>x8</td>
</tr>
<tr>
<td>Speed Grade</td>
<td>-187E</td>
</tr>
<tr>
<td>Mode Register Bit 12: PD Exit Mode</td>
<td>1:Fast</td>
</tr>
</tbody>
</table>

After the DRAM configuration has been selected, the system operating conditions are input on the “System Config” tab, as shown in Figure 12 on page 19. The actual system operating VDD and clock frequency are entered. Output power consumption and bus utilization are also entered, along with CKE conditions.
To assist calculating $t_{RRDsch}$, one new parameter is added to this table which has not been previously discussed. This parameter is the PageHit% rate. The PageHit% is the percentage of READ and WRITE commands executed to an open row that has already been read from or written to previously divided by the total number of READ and WRITE commands. The PageHit% is application/system dependent. Desktop and notebook applications tend to have a high PageHit% while server and networking applications tend to have a very low PageHit%.

The PageHit% is used to calculated $t_{RRDsch}$, as shown in Equation 28.

$$t_{RRDsch} = \left( \frac{BL}{2} \right) \times \frac{R_{dsch}\% + W_{rsch}\%}{f_{CLOCK}} \times (1 - \text{PageHit%})$$  \hspace{1cm} \text{(Eq. 28)}

After all the inputs are entered, the actual DRAM device power derated to the system conditions can be found on the "Summary" tab. Note that the interim power calculations for data sheet power and scheduled power can also be found on the "Power Calcs" worksheet.
Data Sheet Specifications

Table 5: Data Sheet Assumptions for Micron’s 1Gb DDR3-1067

<table>
<thead>
<tr>
<th>Parameter/Condition</th>
<th>Symbol</th>
<th>-187E</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating current: One bank active-precharge</td>
<td>Idd0</td>
<td>115</td>
<td>140</td>
</tr>
<tr>
<td>Precharge power-down current</td>
<td>Idd2P</td>
<td>25</td>
<td>25</td>
</tr>
<tr>
<td>Precharge standby current</td>
<td>Idd2N</td>
<td>65</td>
<td>65</td>
</tr>
<tr>
<td>Active power-down current</td>
<td>Idd3P</td>
<td>45</td>
<td>45</td>
</tr>
<tr>
<td>Active standby current</td>
<td>Idd3N</td>
<td>75</td>
<td>80</td>
</tr>
<tr>
<td>Operating burst read current</td>
<td>Idd4R</td>
<td>220</td>
<td>280</td>
</tr>
<tr>
<td>Operating burst write current</td>
<td>Idd4W</td>
<td>240</td>
<td>350</td>
</tr>
<tr>
<td>Burst refresh current</td>
<td>Idd5</td>
<td>255</td>
<td>255</td>
</tr>
</tbody>
</table>

Notes: 1. Idd is dependent on output loading, cycle rates, IOUT = 0mA; ODT disabled.
2. Refer to the data sheet for the most current information and test conditions.

DDDR3 Power Spreadsheet Usage Example

An example for calculating DDR3 power in a system environment is shown below. The system assumptions are for a two-rank system with a 32-bit data bus as shown in Figure 13. This system is populated with 1Gb DDR3-1067 DRAM. The controller (shown in purple) drives a common command/address bus to all four DRAM. The DRAM are divided into two ranks with one rank shown in green and the second rank shown in orange. Each rank is driven by a unique chip select. DRAM are selected in a x16 I/O configuration to support the 32-bit controller data bus.

Total data bus for this example is 80 percent with read data utilizing 50 percent of the bandwidth and write data utilizing 30 percent of bandwidth. All data bus terminations follow the guidelines shown previously in Table 3 on page 12. Because there are two ranks, it is assumed that each DRAM is accessed uniformly.

To support this bandwidth, a burst length of eight is assumed with a page hit rate of 50 percent. Based on the high bus utilization, no CKE power management is assumed, and all banks precharged occurs only 20 percent of the time.
TN-41-01: Calculating Memory System Power for DDR3
DDR3 Power Spreadsheet Usage Example

Figure 13: Mobile/Desktop System

Note: Total data bus utilization = 80 percent (50 percent read data/30 percent write data).

To utilize the DDR3 Power Calculator spreadsheet, the IDD data sheet values must be loaded into the “DDR3 Spec” tab. After these values are verified, the DRAM utilized in the system is selected using the pull-down menus on the “DRAM Config” tab as shown in Figure 14 on page 21.

Figure 14: DRAM Configuration

<table>
<thead>
<tr>
<th>DRAM Density</th>
<th>1Gb</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of DQs per DRAM</td>
<td>x16</td>
<td></td>
</tr>
<tr>
<td>Speed Grade</td>
<td>-187E</td>
<td></td>
</tr>
<tr>
<td>Mode Register Bit 12: PD Exit Mode</td>
<td>1:Fast</td>
<td></td>
</tr>
</tbody>
</table>

After the DRAM is configured, the system implementation of the DRAM must be set using the “System Config” tab as shown in Figure 15. The I/O and termination powers are system dependent. This example aligns to those calculated in Table 4 on page 14. Because this example system contains two ranks of memory, each DRAM rank is assumed to consume half the total data bandwidth. Thus, each DRAM has a READ utilization of 25 percent and a WRITE utilization of 15 percent. The termination scheme also requires each DRAM to terminate the other DRAM’s WRITE data bandwidth which is also 15 percent.

With this information and the PageHit%, the spreadsheet calculates the average time between ACT commands of \( t_{\text{RRDsCH}} = 37.5 \text{ns} \).
After all the assumptions are entered into the spreadsheet, it calculates each subcomponent of power and derates it to the system use condition. The results are shown on the “Summary” tab as shown in Figure 16. During the system conditions, each DDR3 DRAM utilizes 114mW of power for background operations, 123mW of power for activating rows, and 199mW of power for reading and writing data.

Therefore, each DRAM will consume approximately 436mW of total power. Because the calculations are completed on a per-DRAM basis, and the data was assumed to be uniformly distributed amongst all of the DRAM in the system, the total memory subsystem power can be approximated as four times 436mW, or 1.7W.
### Figure 16: Power Consumption Summary

<table>
<thead>
<tr>
<th>Description</th>
<th>Power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Psys(PRE_PDN)</td>
<td>0.0</td>
</tr>
<tr>
<td>Psys(PRE_STBY)</td>
<td>18.6</td>
</tr>
<tr>
<td>Psys(ACT_PDN)</td>
<td>0.0</td>
</tr>
<tr>
<td>Psys(ACT_STBY)</td>
<td>91.4</td>
</tr>
<tr>
<td>Psys(REF)</td>
<td>3.5</td>
</tr>
<tr>
<td><strong>Total Background Power</strong></td>
<td><strong>113.5 mW</strong></td>
</tr>
<tr>
<td>Psys(ACT)</td>
<td>123.2</td>
</tr>
<tr>
<td><strong>Total Activate Power</strong></td>
<td><strong>123.2 mW</strong></td>
</tr>
<tr>
<td>Psys(WR)</td>
<td>57.8</td>
</tr>
<tr>
<td>Psys(RD)</td>
<td>71.4</td>
</tr>
<tr>
<td>Psys(DQ)</td>
<td>26.5</td>
</tr>
<tr>
<td>Psys(TERM)</td>
<td>43.6</td>
</tr>
<tr>
<td><strong>Total RD/WR/Term Power</strong></td>
<td><strong>199.3 mW</strong></td>
</tr>
<tr>
<td><strong>Total DDR3 SDRAM Power</strong></td>
<td><strong>435.9 mW</strong></td>
</tr>
</tbody>
</table>

### Figure 17: Power Consumption per Device
When relying on a data sheet alone, it can be difficult to determine how much power a DDR3 device will consume in a system environment. However, by understanding the data sheet and how a DDR3 device consumes power, it is possible to create a power model based on system usage conditions. Such a model can enable system designers to experiment with various memory access schemes to determine the impact on power consumption—that is, more aggressive use of power-down (CKE = LOW) or changes to data access patterns (page hit percentages). In short, system designers can use this tool to estimate realistic power requirements for DDR3 devices and adjust a system's power delivery and thermal budget accordingly, optimizing system performance.