Please enter a FBGA Code.
No part found
A world of ideas, memories, and knowledge - accessed, managed, and connected in ways never imagined. Memory makes it all possible.
Bookmark(s) shared successfully!
Please provide at least one email address.
Verilog simulation model for 8Gb Mobile LPDDR3
Rev 1.4_XT/WT, Rev 1.1_IT, Die, 168-Ball, 178-Ball, 256-Ball, 253-Ball, 216-Ball, SDP, DDP, TDP, QDP, 8DP, LPDDR3 SDRAM
Part-specific certification of how this product meets the requirements of the current DIRECTIVE 2002/95/EC, a.k.a. Restriction of Hazardous Substances (RoHS) Directive.
Part-specific certification as required by China's Management Methods for Controlling Pollution by Electronic Information Products.
This technical note describes Deep Power Down (DPD), one of the low-power functions that have been adapted to Mobile DRAM.
This technical note describes Partial Array Self Refresh (PASR), one of the low-power functions that have been adapted to Mobile DRAM.
This technical note describes Auto Temperature Compensated Self Refresh (ATCSR), one of the low-power functions that have been adapted to Mobile DRAM.
This technical note describes shipping procedures for preventing memory devices from absorbing moisture and recommendations for baking devices exposed to excessive moisture.
This technical note reviews the timing differences between the faster and slower LPDDR SDRAM speeds and explains how faster parts function compatibly with slower parts.