logo-micron

Add Bookmark(s)


To:

Email


Bookmark(s) shared successfully!

Please provide at least one email address.

MT41K512M16TNA-125 M

Data Sheets (1)

Twin Die Data Sheet
  • File Type: PDF
  • Updated: 05/2013

Specs

Orderable Parts for: MT41K512M16TNA-125 M
Status Media FBGA Code SPD Data Chipset
Validation
PLP Start Date Alternative Part
MT41K512M16TNA-125 M:E EOL N/A D9QTJ N/A View No N/A
Detailed Specifications
Density 8Gb Part Status End of Life RoHS Yes Depth 512Mb
Width x16 Voltage 1.35V Package FBGA Pin Count 96-ball
Clock Rate 800 MHz Cycle Time 1.25ns Op. Temp. 0C to +95C CL CL = 11
Data Rate DDR3-1600 Features DDR3L-RS

Sim Models & Software

Sim Models
IBIS
IBIS (ZIP)

1.1 (Die Rev. E)

  • File Type: ZIP
  • Updated: 05/15/2013
HSpice
HSpice (ZIP)

1.1 (Die Rev. E)

  • File Type: ZIP
  • Updated: 05/15/2013

RoHS Certificates

RoHS Certificates
RoHS Certificate of Compliance (PDF)

Part-specific certification of how this product meets the requirements of the current DIRECTIVE 2002/95/EC, a.k.a. Restriction of Hazardous Substances (RoHS) Directive.

  • File Type: (PDF)
  • Updated: 12/2016
RoHS Certificates
China RoHS Certificate (PDF)

Part-specific certification as required by China's Management Methods for Controlling Pollution by Electronic Information Products.

  • File Type: (PDF)
  • Updated: 12/2016

Documentation & Support

See All DDR3 SDRAM Documentation
Technical Notes
Search (15) DDR3 SDRAM Technical Notes
Technical Notes


(TN-00-33) This technical note describes the new features in IBIS 5.0 enabling PI simulation. It also provides an overview of some of the modeling accuracy challenges and compares SSO simulation results using various electronic design automation (EDA) software tools.

  • File Type: PDF
  • Updated: 01/25/2016
Technical Notes


(E1503E10) This manual is intended for users who design application systems using DDR3 SDRAM manufactured by Elpida.

  • File Type: PDF
  • Updated: 02/26/2014
Technical Notes


(TN-41-16) This technical note explains how to transition a dual-rank 8Gb 2CS (dual die) MT41K512M16 DDP device to a single-rank 8Gb 1CS (monolithic) MT41K512M16 SDP device.

  • File Type: PDF
  • Updated: 02/12/2014
Technical Notes


(TN-41-13) DDR3 is an evolutionary transition from DDR2.

  • File Type: PDF
  • Updated: 08/02/2013
Technical Notes


(TN-41-15) Describes proper interpretation and use of VOL and VOH specifications.

  • File Type: PDF
  • Updated: 07/23/2013
Search (15) DDR3 SDRAM Technical Notes

Where to Buy

Orderable Parts
Status Media FBGA Code SPD Data Chipset
Validation
PLP Start Date Alternative Part
MT41K512M16TNA-125 M:E EOL N/A D9QTJ N/A View No N/A
Contact Your Sales Rep
Contact A Rep
- OR -
Check with Distributors
See All Distributors