Please enter a FBGA Code.
No part found
A world of ideas, memories, and knowledge - accessed, managed, and connected in ways never imagined. Memory makes it all possible.
Describes the initialization sequence and configurable device parameters.
This technical note covers rarely addressed areas of the DDR SDRAM point-to-point simulation process.
Provides a decoupling capacitor calculation for a DDR memory channel
Covers rarely addressed areas of the DDR SDRAM point-to-point simulation process
Describes how to calculate DDR memory system power.
Describes DDR SDRAM functionality
Provides a basic understanding of transmission line theory that is important to insure signal integrity in today's high-speed digital systems.
Provides system designers with essential information relevant to utilizing the 1Gb double data rate (DDR) synchronous dynamic random access memory (SDRAM).
This technical note reviews the timing differences between SDRAM generations and shows how the faster Micron parts are compatible with the slower parts.