CAUTION
This document describes Partial Array Self Refresh (PASR), one of low power functions that have been adapted to Mobile RAM. All related operations and numerical values in this technical note are examples for reference only. For detail characteristic features of PASR, please refer to the corresponding data sheet.

1. Refresh Operation of DRAM

Each DRAM memory cell consists of one MOS transistor and one capacitor to store one bit (binary data) using an external electronic charge. Because electrical current will leak from the capacitor over time, capacitors must be refreshed periodically to maintain data integrity.

The self-refresh operation, which deactivates the clock to reduce device power consumption, is automatically executed at certain intervals. Self-refresh mode will be effective to maintain data integrity when the DRAM memory cell was not accessed (read/write) for a long period.
2. Partial Array Self Refresh

2.1 Overview of Partial Array Self Refresh

Partial Array Self Refresh (PASR) is the specific mode that Mobile RAM commonly consists of four banks as the full memory cell arrays. Refresh operations are not performed across the full memory cell arrays but only to specific banks where data retention is required, such as one or two banks. Data stored outside the defined refresh area will not be retained. This PASR can help to reduce the self-refresh current to achieve lower power consumption function.

![Partial Array Self Refresh Diagram]

Figure 2-1. Overview of Partial Array Self Refresh

2.2 Advantages of Partial Array Self Refresh

Table 2-1 shows self-refresh current (IDD6) of Mobile RAM with partial array self refresh mode.

<table>
<thead>
<tr>
<th>Density</th>
<th>IDD6 (max.) All banks</th>
<th>IDD6 (max.) 2 banks</th>
<th>IDD6 (max.) 1 bank</th>
</tr>
</thead>
<tbody>
<tr>
<td>64Mb</td>
<td>250µA</td>
<td>180µA</td>
<td>140µA</td>
</tr>
<tr>
<td>128Mb</td>
<td>200µA</td>
<td>170µA</td>
<td>150µA</td>
</tr>
<tr>
<td>256Mb</td>
<td>400µA</td>
<td>300µA</td>
<td>250µA</td>
</tr>
</tbody>
</table>
3. Partial Array Self Refresh Settings

The specific memory bank to be refreshed can be set by Extended Mode Registers Set (EMRS). Three bits (A0 to A2) of EMRS are used to define the refresh area. Once the refresh area is set, the setting is retained until another setting is entered or the power is turned off.

Figure 3-1. Partial Array Self Refresh Settings Using Extended Mode Register Set
4. Partial Array Self Refresh Timing

The entry/exit timing of the partial array self refresh is the same as the self-refresh timing of conventional DRAM. Figure 4-1 shows the entry/exit timing for self-refresh.

![Figure 4-1. Self-Refresh Entry/Exit Timing](image-url)
NOTES FOR CMOS DEVICES

1) PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidiﬁer should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, anti-static shielding bag or conductive material. All test and measurement tools including work bench and ﬂoor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be ﬁxed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related speciﬁcations.

3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily deﬁne initial status of MOS devices. Production process of MOS does not deﬁne the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]
Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory’s sales ofﬁce before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, trafﬁc, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

[Product usage]
Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, ﬁre or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]
This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment. If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country’s export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.