M25P128 Serial Flash Embedded Memory with 54 MHz SPI Bus Interface

Features

- SPI bus-compatible serial interface
- 128Mb Flash memory
- 54 MHz clock frequency (maximum)
- 2.7V to 3.6V single supply voltage
- $V_{PP} = 9V$ for fast program/erase mode (optional)
- Page program (up to 256 bytes) in
  - 0.5ms (TYP)
  - 0.4ms (TYP with $V_{PP} = 9V$)
- Erase capability
  - Sector erase: 2Mb
  - Bulk erase: 128Mb
- Electronic signature
  - JEDEC-standard 2-byte signature (2018h)
- More than 100,000 PROGRAM/ERASE cycles per sector
- More than 20 years data retention
- Automotive-grade parts available
- Packages (RoHS-compliant)
  - VFDFPN8 (MLP8) 8mm x 6mm (Package code: ME)
  - SO16W 300 mils (Package code: MF)

Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2016 Micron Technology, Inc. All rights reserved.
Contents

Functional Description .......................................................................................................................... 5
Signal Descriptions ............................................................................................................................. 7
SPI Modes ............................................................................................................................................. 8
Operating Features ............................................................................................................................... 10
Page Programming ............................................................................................................................... 10
Sector Erase, Bulk Erase ....................................................................................................................... 10
Polling during a Write, Program, or Erase Cycle .................................................................................. 10
Fast Program/Erase Mode .................................................................................................................... 10
Active Power and Standby Power .......................................................................................................... 10
Status Register ..................................................................................................................................... 11
Data Protection by Protocol ................................................................................................................. 11
Software Data Protection ...................................................................................................................... 11
Hardware Data Protection .................................................................................................................... 11
Hold Condition ................................................................................................................................. 12
Configuration and Memory Map .......................................................................................................... 13
Memory Configuration and Block Diagram ......................................................................................... 13
Memory Map – 128Mb Density ............................................................................................................. 14
Command Set Overview .................................................................................................................... 15
WRITE ENABLE ................................................................................................................................. 17
WRITE DISABLE ............................................................................................................................... 18
READ IDENTIFICATION ...................................................................................................................... 19
READ STATUS REGISTER .................................................................................................................. 20
WIP Bit ................................................................................................................................................ 21
WEL Bit ............................................................................................................................................. 21
Block Protect Bits .............................................................................................................................. 21
SRWD Bit .......................................................................................................................................... 21
WRITE STATUS REGISTER ................................................................................................................ 22
READ DATA BYTES ............................................................................................................................ 24
READ DATA BYTES at HIGHER SPEED ............................................................................................ 25
PAGE PROGRAM ............................................................................................................................... 26
SECTOR ERASE .................................................................................................................................. 27
BULK ERASE ....................................................................................................................................... 28
Power-Up/Down and Supply Line Decoupling ..................................................................................... 29
Power-Up Timing and Write Inhibit Voltage Threshold Specifications ............................................. 30
Initial Delivery Status ......................................................................................................................... 31
Maximum Ratings and Operating Conditions ................................................................................... 32
Electrical Characteristics ..................................................................................................................... 33
AC Characteristics .............................................................................................................................. 34
Package Information .......................................................................................................................... 39
Device Ordering Information .............................................................................................................. 41
Standard Parts .................................................................................................................................... 41
Revision History ................................................................................................................................. 42
Rev. A – 11/16 ...................................................................................................................................... 42
List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 5
Figure 2: Pin Connections: VDFPN ................................................................................................................... 5
Figure 3: Pin Connections: SO .......................................................................................................................... 6
Figure 4: SPI Modes Supported ........................................................................................................................ 8
Figure 5: Bus Master and Memory Devices on the SPI Bus ................................................................................. 9
Figure 6: Hold Condition Activation ............................................................................................................... 12
Figure 7: Block Diagram ................................................................................................................................. 13
Figure 8: WRITE ENABLE Command Sequence .............................................................................................. 17
Figure 9: WRITE DISABLE Command Sequence ............................................................................................. 18
Figure 10: READ IDENTIFICATION Command Sequence ................................................................................ 19
Figure 11: READ STATUS REGISTER Command Sequence .............................................................................. 20
Figure 12: Status Register Format ................................................................................................................... 20
Figure 13: WRITE STATUS REGISTER Command Sequence ........................................................................... 22
Figure 14: READ DATA BYTES Command Sequence ...................................................................................... 24
Figure 15: READ DATA BYTES at HIGHER SPEED Command Sequence ........................................................... 25
Figure 16: PAGE PROGRAM Command Sequence .......................................................................................... 26
Figure 17: SECTOR ERASE Command Sequence ............................................................................................ 27
Figure 18: BULK ERASE Command Sequence ............................................................................................... 28
Figure 19: Power-Up Timing .......................................................................................................................... 30
Figure 20: AC Measurement I/O Waveform ..................................................................................................... 34
Figure 21: Serial Input Timing ......................................................................................................................... 36
Figure 22: Write Protect Setup and Hold during WRSR when SRWD = 1 Timing ................................................ 37
Figure 23: Hold Timing .................................................................................................................................. 37
Figure 24: Output Timing ............................................................................................................................... 38
Figure 25: V_PPI Timing ................................................................................................................................ 38
Figure 26: VFDFPN8 (MLP8) 8mm x 6mm – Package Code: ME ....................................................................... 39
Figure 27: SO16W 300 mils Body Width – Package Code: MF ........................................................................ 40
List of Tables

Table 1: Signal Descriptions ....................................................................................................................... 7
Table 2: Protected Area Sizes ...................................................................................................................... 11
Table 3: Sectors 63:0 .................................................................................................................................... 14
Table 4: Command Set Codes .................................................................................................................... 16
Table 5: READ IDENTIFICATION Data Out Sequence ............................................................................... 19
Table 6: Status Register Protection Modes ............................................................................................... 23
Table 7: Power-Up Timing and $V_{\text{WI}}$ Threshold ............................................................................... 30
Table 8: Absolute Maximum Ratings ........................................................................................................ 32
Table 9: Operating Conditions ................................................................................................................... 32
Table 10: DC Current Specifications ......................................................................................................... 33
Table 11: DC Voltage Specifications ......................................................................................................... 33
Table 12: AC Measurement Conditions .................................................................................................... 34
Table 13: Capacitance .................................................................................................................................. 34
Table 14: AC Specifications ...................................................................................................................... 35
Table 15: AC Specifications, Command Times .......................................................................................... 36
Table 16: Part Number Information Scheme .............................................................................................. 41
Functional Description

The M25P128 is a 128Mb (16Mb x 8) serial Flash memory device with advanced write protection mechanisms accessed by a high speed SPI-compatible bus. The device supports high-performance commands for clock frequency up to 54 MHz.

The memory can be programmed 1 to 256 bytes at a time using the PAGE PROGRAM command. It is organized as 64 sectors, each containing 1024 pages. Each page is 256 bytes wide. Memory can be viewed either as 65,536 pages or as 16,777,216 bytes.

An enhanced fast program/erase mode is available to speed up operations in factory environment. The device enters this mode whenever the $V_{PPH}$ voltage is applied to the $W#/V_{PP}$ pin.

The entire memory can be erased using the BULK ERASE command, or it can be erased one sector at a time using the SECTOR ERASE command.

To meet environmental requirements, Micron offers these devices in lead-free and RoHS compliant packages.

Figure 1: Logic Diagram

![Logic Diagram]

Figure 2: Pin Connections: VDFPN

![Pin Connections: VDFPN]

Note: 1. There is an exposed central pad on the underside of the MLP8 package that is pulled internally to $V_{SS}$, and must not be connected to any other voltage or signal line on the PCB. The Package Mechanical section provides information on package dimensions and how to identify pin 1.
Figure 3: Pin Connections: SO

Notes:  
1. DNU = Don’t Use  
2. The Package Information section provides information on package dimensions and how to identify pin 1.
### Signal Descriptions

#### Table 1: Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DQ1</td>
<td>Output</td>
<td><strong>Serial data:</strong> The DQ1 output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock (C).</td>
</tr>
<tr>
<td>DQ0</td>
<td>Input</td>
<td><strong>Serial data:</strong> The DQ0 input signal is used to transfer data serially into the device. It receives commands, addresses, and the data to be programmed. Values are latched on the rising edge of the serial clock (C).</td>
</tr>
<tr>
<td>C</td>
<td>Input</td>
<td><strong>Clock:</strong> The C input signal provides the timing of the serial interface. Commands, addresses, or data present at serial data input (DQ0) is latched on the rising edge of the serial clock (C). Data on DQ1 changes after the falling edge of C.</td>
</tr>
<tr>
<td>S#</td>
<td>Input</td>
<td><strong>Chip select:</strong> When the S# input signal is HIGH, the device is deselected and DQ1 is at high impedance. Unless an internal PROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress, the device will be in the standby power mode. Driving S# LOW enables the device, placing it in the active power mode. After power-up, a falling edge on S# is required prior to the start of any command.</td>
</tr>
<tr>
<td>HOLD#</td>
<td>Input</td>
<td><strong>Hold:</strong> The HOLD# signal is used to pause any serial communications with the device without deselecting the device. During the hold condition, DQ1 is High-Z. DQ0 and C are &quot;Don't Care.&quot; To start the hold condition, the device must be selected, with S# driven LOW.</td>
</tr>
<tr>
<td>W#/V&lt;sub&gt;PP&lt;/sub&gt;</td>
<td>Input</td>
<td><strong>Write protect:</strong> The W#/V&lt;sub&gt;PP&lt;/sub&gt; signal is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin. If the W#/V&lt;sub&gt;PP&lt;/sub&gt; input is kept in a low voltage range (0 V to V&lt;sub&gt;CC&lt;/sub&gt;) the pin is seen as a control input. The W# input signal is used to freeze the size of the area of memory that is protected against program or erase commands as specified by the values in BP2, BP1, and BP0 bits of the Status Register. V&lt;sub&gt;PP&lt;/sub&gt; acts as an additional power supply if it is in the range of V&lt;sub&gt;PPH&lt;/sub&gt;, as defined in the AC Measurement Conditions table. Avoid applying V&lt;sub&gt;PPH&lt;/sub&gt; to the W#/V&lt;sub&gt;PP&lt;/sub&gt; pin during a BULK ERASE operation.</td>
</tr>
<tr>
<td>V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>Power</td>
<td><strong>Device core power supply:</strong> Source voltage.</td>
</tr>
<tr>
<td>V&lt;sub&gt;SS&lt;/sub&gt;</td>
<td>Ground</td>
<td><strong>Ground:</strong> Reference for the V&lt;sub&gt;CC&lt;/sub&gt; supply voltage.</td>
</tr>
<tr>
<td>DNU</td>
<td>–</td>
<td>Do not use.</td>
</tr>
</tbody>
</table>
SPI Modes

These devices can be driven by a microcontroller with its serial peripheral interface (SPI) running in either of the following two SPI modes:

- CPOL = 0, CPHA = 0
- CPOL = 1, CPHA = 1

For these two modes, input data is latched in on the rising edge of serial clock (C), and output data is available from the falling edge of C.

The difference between the two modes is the clock polarity when the bus master is in standby mode and not transferring data:

- C remains at 0 for (CPOL = 0, CPHA = 0)
- C remains at 1 for (CPOL = 1, CPHA = 1)

**Figure 4: SPI Modes Supported**

Because only one device is selected at a time, only one device drives the serial data output (DQ1) line at a time, while the other devices are High-Z. An example of three devices connected to an MCU on an SPI bus is shown here.
Figure 5: Bus Master and Memory Devices on the SPI Bus

Notes:
1. WRITE PROTECT (W#) and HOLD# should be driven HIGH or LOW as appropriate.
2. Resistors (R) ensure that the memory device is not selected if the bus master leaves the S# line High-Z.
3. The bus master may enter a state where all I/O are High-Z at the same time; for example, when the bus master is reset. Therefore, C must be connected to an external pull-down resistor so that when all I/O are High-Z, S# is pulled HIGH while C is pulled LOW. This ensures that S# and C do not go HIGH at the same time and that the tSHCH requirement is met.
4. The typical value of R is 100kΩ, assuming that the time constant R × C_p (C_p = parasitic capacitance of the bus line) is shorter than the time during which the bus master leaves the SPI bus High-Z.
5. Example: Given that C_p = 50pF (R × C_p = 5μs), the application must ensure that the bus master never leaves the SPI bus High-Z for a time period shorter than 5μs.
Operating Features

Page Programming

To program one data byte, two commands are required: WRITE ENABLE, which is one byte, and a PAGE PROGRAM sequence, which is four bytes plus data. This is followed by the internal PROGRAM cycle of duration $t_{PP}$. To spread this overhead, the PAGE PROGRAM command allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided they lie in consecutive addresses on the same page of memory. To optimize timings, it is recommended to use the PAGE PROGRAM command to program all consecutive targeted bytes in a single sequence than to use several PAGE PROGRAM sequences with each containing only a few bytes.

Sector Erase, Bulk Erase

The PAGE PROGRAM command allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time using the SECTOR ERASE command, or throughout the entire memory using the BULK ERASE command. This starts an internal ERASE cycle of duration $t_{SSE}$, $t_{SE}$, or $t_{BE}$. The ERASE command must be preceded by a WRITE ENABLE command.

Polling during a Write, Program, or Erase Cycle

An improvement in the time to complete the following commands can be achieved by not waiting for the worst case delay ($t_W$, $t_{PP}$, $t_{SE}$, or $t_{BE}$).

- WRITE STATUS REGISTER
- PROGRAM
- ERASE (SECTOR ERASE, BULK ERASE)

The write in progress (WIP) bit is provided in the status register so that the application program can monitor this bit in the status register, polling it to establish when the previous WRITE cycle, PROGRAM cycle, or ERASE cycle is complete.

Fast Program/Erase Mode

The fast program/erase mode is used to speed up programming/erasing. The device enters this mode during the PAGE PROGRAM, SECTOR ERASE, or BULK ERASE operations whenever a voltage equal to $V_{PPH}$ is applied to the W#/V_{PP} pin.

The use of this mode requires specific operating conditions in addition to the normal ones ($V_{CC}$ must be within the normal operating range):

- The voltage applied to the W#/V_{PP} pin must be equal to $V_{PPH}$
- Ambient temperature, $T_A$ must be 25 °C ±10 °C
- The cumulated time during which W#/V_{PP} is at $V_{PPH}$ should be less than 80 hours

Active Power and Standby Power

When chip select (S#) is LOW, the device is selected, and in the active power mode. When S# is HIGH, the device is deselected, but could remain in the active power mode until all internal cycles have completed (PROGRAM, ERASE, WRITE STATUS REGIS-
The device then goes into the standby power mode. The device consumption drops to $I_{CC1}$.

**Status Register**

The status register contains a number of status and control bits that can be read or set (as appropriate) by specific commands. For a detailed description of the status register bits, see READ STATUS REGISTER section.

**Data Protection by Protocol**

Nonvolatile memory is used in environments that can include excessive noise. The following capabilities help protect data in these noisy environments.

Power on reset and an internal timer (PUW) can provide protection against inadvertent changes while the power supply is outside the operating specification.

WRITE, PROGRAM, and WRITE STATUS REGISTER commands are checked before they are accepted for execution to ensure they consist of a number of clock pulses that is a multiple of eight.

All commands that modify data must be preceded by a WRITE ENABLE command to set the write enable latch (WEL) bit.

**Software Data Protection**

Memory can be configured as read-only using the block protect bits (BP2, BP1, BP0) as shown in the Protected Area Sizes table.

**Hardware Data Protection**

Hardware data protection is implemented using the write protect signal applied on the W# pin. This freezes the status register in a read-only mode. In this mode, the block protect (BP) bits and the status register write disable bit (SRWD) are protected.

**Table 2: Protected Area Sizes**

<table>
<thead>
<tr>
<th>Status Register Content</th>
<th>Memory Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>BP Bit 2</td>
<td>BP Bit 1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Note: 1. 0 0 0 = unprotected area (sectors): The device is ready to accept a BULK ERASE command only if all block protect bits (BP2, BP1, BP0) are 0.
Hold Condition

The HOLD# signal is used to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal LOW does not terminate any WRITE STATUS REGISTER, PROGRAM, or ERASE cycle that is currently in progress.

To enter the hold condition, the device must be selected, with S# LOW. The hold condition starts on the falling edge of the HOLD# signal, if this coincides with serial clock (C) being LOW. The hold condition ends on the rising edge of the HOLD# signal, if this coincides with C being LOW. If the falling edge does not coincide with C being LOW, the hold condition starts after C next goes LOW. Similarly, if the rising edge does not coincide with C being LOW, the hold condition ends after C next goes LOW.

During the hold condition, DQ1 is HIGH impedance while DQ0 and C are "Don't Care." Typically, the device remains selected with S# driven LOW for the duration of the hold condition. This ensures that the state of the internal logic remains unchanged from the moment of entering the hold condition. If S# goes HIGH while the device is in the hold condition, the internal logic of the device is reset. To restart communication with the device, it is necessary to drive HOLD# HIGH, and then to drive S# LOW. This prevents the device from going back to the hold condition.

Figure 6: Hold Condition Activation

![Hold Condition Activation Diagram](image)
Configuration and Memory Map

Memory Configuration and Block Diagram

Each page of memory can be individually programmed; bits are programmed from 1 to 0. The device is sector or bulk-erasable, but not page-erasable; bits are erased from 0 to 1. The memory is configured as follows:

- 16,777,216 bytes (8 bits each)
- 64 sectors (2Mb, 262,144 bytes each)
- 65,536 pages (256 bytes each)

Figure 7: Block Diagram
## Memory Map – 128Mb Density

### Table 3: Sectors 63:0

<table>
<thead>
<tr>
<th>Sector</th>
<th>Address Range</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Start</td>
<td>End</td>
</tr>
<tr>
<td>63</td>
<td>FC0000h</td>
<td>FFFFFFFh</td>
</tr>
<tr>
<td>62</td>
<td>F80000h</td>
<td>FBFFFFFh</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>48</td>
<td>C00000h</td>
<td>C3FFFFFh</td>
</tr>
<tr>
<td>47</td>
<td>BC0000h</td>
<td>BFFFFFh</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>32</td>
<td>800000h</td>
<td>83FFFFFh</td>
</tr>
<tr>
<td>31</td>
<td>7C0000h</td>
<td>7FFFFFh</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>16</td>
<td>400000h</td>
<td>43FFFFFh</td>
</tr>
<tr>
<td>15</td>
<td>3C0000h</td>
<td>3FFFFFh</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>0</td>
<td>000000h</td>
<td>03FFFFFh</td>
</tr>
</tbody>
</table>
Command Set Overview

All commands, addresses, and data are shifted in and out of the device, most significant bit first.

Serial data inputs DQ0 and DQ1 are sampled on the first rising edge of serial clock (C) after chip select (S#) is driven LOW. Then, the one-byte command code must be shifted in to the device, most significant bit first, on DQ0 and DQ1, each bit being latched on the rising edges of C.

Every command sequence starts with a one-byte command code. Depending on the command, this command code might be followed by address or data bytes, by address and data bytes, or by neither address or data bytes. For the following commands, the shifted-in command sequence is followed by a data-out sequence. S# can be driven HIGH after any bit of the data-out sequence is being shifted out.

• READ DATA BYTES (READ)
• READ DATA BYTES at HIGHER SPEED
• READ STATUS REGISTER
• READ IDENTIFICATION

For the following commands, S# must be driven HIGH exactly at a byte boundary. That is, after an exact multiple of eight clock pulses following S# being driven LOW, S# must be driven HIGH. Otherwise, the command is rejected and not executed.

• PAGE PROGRAM
• SECTOR ERASE
• BULK ERASE
• WRITE STATUS REGISTER
• WRITE ENABLE
• WRITE DISABLE

All attempts to access the memory array are ignored during a WRITE STATUS REGISTER command cycle, a PROGRAM command cycle, or an ERASE command cycle. In addition, the internal cycle for each of these commands continues unaffected.
### Table 4: Command Set Codes

<table>
<thead>
<tr>
<th>Command Name</th>
<th>One-Byte Command Code</th>
<th>Bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Address</td>
</tr>
<tr>
<td>WRITE ENABLE</td>
<td>0000 0110</td>
<td>06h</td>
</tr>
<tr>
<td>WRITE DISABLE</td>
<td>0000 0100</td>
<td>04h</td>
</tr>
<tr>
<td>READ IDENTIFICATION</td>
<td>1001 1111</td>
<td>9Fh</td>
</tr>
<tr>
<td></td>
<td>1001 1110</td>
<td>9Eh</td>
</tr>
<tr>
<td>READ STATUS REGISTER</td>
<td>0000 0101</td>
<td>05h</td>
</tr>
<tr>
<td>WRITE STATUS REGISTER</td>
<td>0000 0001</td>
<td>01h</td>
</tr>
<tr>
<td>READ DATA BYTES</td>
<td>0000 0011</td>
<td>03h</td>
</tr>
<tr>
<td>READ DATA BYTES at HIGHER SPEED</td>
<td>0000 1011</td>
<td>0Bh</td>
</tr>
<tr>
<td>PAGE PROGRAM</td>
<td>0000 0010</td>
<td>02h</td>
</tr>
<tr>
<td>SECTOR ERASE</td>
<td>1101 1000</td>
<td>D8h</td>
</tr>
<tr>
<td>BULK ERASE</td>
<td>1100 0111</td>
<td>C7h</td>
</tr>
</tbody>
</table>
WRITE ENABLE

The WRITE ENABLE command sets the write enable latch (WEL) bit.

The WEL bit must be set before execution of every PROGRAM, ERASE, and WRITE command.

The WRITE ENABLE command is entered by driving chip select (S#) LOW, sending the command code, and then driving S# HIGH.

Figure 8: WRITE ENABLE Command Sequence
WRITE DISABLE

The WRITE DISABLE command resets the write enable latch (WEL) bit.

The WRITE DISABLE command is entered by driving chip select (S#) LOW, sending the command code, and then driving S# HIGH.

The WEL bit is reset under the following conditions:
- Power-up
- Completion of any ERASE operation
- Completion of any PROGRAM operation
- Completion of any WRITE STATUS REGISTER operation
- Completion of WRITE DISABLE operation

Figure 9: WRITE DISABLE Command Sequence

![Diagram of WRITE DISABLE Command Sequence]
READ IDENTIFICATION

The READ IDENTIFICATION command reads the following device identification data:

- Manufacturer identification (1 byte): This is assigned by JEDEC.
- Device identification (2 bytes): This is assigned by device manufacturer; the first byte indicates memory type and the second byte indicates device memory capacity.

Table 5: READ IDENTIFICATION Data Out Sequence

<table>
<thead>
<tr>
<th>Manufacturer Identification</th>
<th>Device Identification</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Memory Type</td>
</tr>
<tr>
<td>20h</td>
<td>20h</td>
</tr>
</tbody>
</table>

A READ IDENTIFICATION command is not decoded while an ERASE or PROGRAM cycle is in progress and has no effect on a cycle in progress.

The device is first selected by driving chip select (S#) LOW. Then the 8-bit command code is shifted in and the 24-bit device identification that is stored in the memory is shifted out on serial data output (DQ1). Each bit is shifted out during the falling edge of serial clock (C).

The READ IDENTIFICATION command is terminated by driving S# HIGH at any time during data output. When S# is driven HIGH, the device is put in the standby power mode and waits to be selected so that it can receive, decode, and execute commands.

Figure 10: READ IDENTIFICATION Command Sequence
READ STATUS REGISTER

The READ STATUS REGISTER command allows the status register to be read. The status register may be read at any time, even while a PROGRAM, ERASE, or WRITE STATUS REGISTER cycle is in progress. When one of these cycles is in progress, it is recommended to check the write in progress (WIP) bit before sending a new command to the device. It is also possible to read the status register continuously.

Figure 11: READ STATUS REGISTER Command Sequence

Figure 12: Status Register Format

![Status Register Format Diagram]
WIP Bit

The write in progress (WIP) bit indicates whether the memory is busy with a WRITE STATUS REGISTER cycle, a PROGRAM cycle, or an ERASE cycle. When the WIP bit is set to 1, a cycle is in progress; when the WIP bit is set to 0, a cycle is not in progress.

WEL Bit

The write enable latch (WEL) bit indicates the status of the internal write enable latch. When the WEL bit is set to 1, the internal write enable latch is set; when the WEL bit is set to 0, the internal write enable latch is reset and no WRITE STATUS REGISTER, PROGRAM, or ERASE command is accepted.

Block Protect Bits

The block protect bits are non-volatile. They define the size of the area to be software protected against PROGRAM and ERASE commands. The block protect bits are written with the WRITE STATUS REGISTER command.

When one or more of the block protect bits is set to 1, the relevant memory area, as defined in the Protected Area Sizes table, becomes protected against PAGE PROGRAM and SECTOR ERASE commands. The block protect bits can be written provided that the hardware protected mode has not been set. The BULK ERASE command is executed only if all block protect bits are 0.

SRWD Bit

The status register write disable (SRWD) bit is operated in conjunction with the write protect (W#/V<sub>PP</sub>) signal. When the SRWD bit is set to 1 and W#/V<sub>PP</sub> is driven LOW, the device is put in the hardware protected mode. In the hardware protected mode, the non-volatile bits of the status register (SRWD, and the block protect bits) become read-only bits and the WRITE STATUS REGISTER command is no longer accepted for execution.
WRITE STATUS REGISTER

The WRITE STATUS REGISTER command allows new values to be written to the status register. Before the WRITE STATUS REGISTER command can be accepted, a WRITE ENABLE command must have been executed previously. After the WRITE ENABLE command has been decoded and executed, the device sets the write enable latch (WEL) bit.

The WRITE STATUS REGISTER command is entered by driving chip select (S#) LOW, followed by the command code and the data byte on serial data input (DQ0). The WRITE STATUS REGISTER command has no effect on b6, b5, b4, b1, and b0 of the status register. The status register b6, b5, and b4 are always read as "0". S# must be driven HIGH after the eighth bit of the data byte has been latched in. If not, the WRITE STATUS REGISTER command is not executed.

As soon as S# is driven HIGH, the self-timed WRITE STATUS REGISTER cycle is initiated; its duration is \( t_W \). While the WRITE STATUS REGISTER cycle is in progress, the status register may still be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed WRITE STATUS REGISTER cycle, and is 0 when the cycle is completed. Also, when the cycle is completed, the WEL bit is reset.

The WRITE STATUS REGISTER command allows the user to change the values of the block protect bits (BP2, BP1, BP0). Setting these bit values defines the size of the area that is to be treated as read-only, as defined in the Protected Area Sizes table.

The WRITE STATUS REGISTER command also allows the user to set and reset the status register write disable (SRWD) bit in accordance with the write protect (W#/V_{PP}) signal. The SRWD bit and the W#/V_{PP} signal allow the device to be put in the hardware protected (HPM) mode. The WRITE STATUS REGISTER command is not executed once the HPM is entered. The options for enabling the status register protection modes are summarized here.
Table 6: Status Register Protection Modes

<table>
<thead>
<tr>
<th>W#/V_{pp} Signal</th>
<th>SRWD Bit</th>
<th>Protection Mode (PM)</th>
<th>Status Register Write Protection</th>
<th>Memory Content</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Protected Area</td>
<td>Unprotected Area</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Software protected mode (SPM)</td>
<td>Software protection</td>
<td>Commands not accepted</td>
<td>Commands accepted</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Hardware protected mode (HPM)</td>
<td>Hardware protection</td>
<td>Commands not accepted</td>
<td>Commands accepted</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Software protection: status register is writable (SRWD, BP2, BP1, and BP0 bit values can be changed) if the WRITE ENABLE command has set the WEL bit.
2. PAGE PROGRAM, SECTOR ERASE, and BULK ERASE commands are not accepted.
3. PAGE PROGRAM and SECTOR ERASE commands can be accepted.
4. Hardware protection: status register is not writable (SRWD, BP2, BP1, and BP0 bit values cannot be changed).
5. PAGE PROGRAM, SECTOR ERASE, and BULK ERASE commands are not accepted.

When the SRWD bit of the status register is 0 (its initial delivery state), it is possible to write to the status register provided that the WEL bit has been set previously by a WRITE ENABLE command, regardless of whether the W#/V_{pp} signal is driven HIGH or LOW.

When the status register SRWD bit is set to 1, two cases need to be considered depending on the state of the W#/V_{pp} signal:

- If the W#/V_{pp} signal is driven HIGH, it is possible to write to the status register provided that the WEL bit has been set previously by a WRITE ENABLE command.
- If the W#/V_{pp} signal is driven LOW, it is not possible to write to the status register even if the WEL bit has been set previously by a WRITE ENABLE command. Therefore, attempts to write to the status register are rejected, and are not accepted for execution. The result is that all the data bytes in the memory area that have been put in SPM by the status register block protect bits (BP2, BP1, BP0) are also hardware protected against data modification.

Regardless of the order of the two events, the HPM can be entered in either of the following ways:

- Setting the status register SRWD bit after driving the W#/V_{pp} signal LOW
- Driving the W#/V_{pp} signal LOW after setting the status register SRWD bit.

The only way to exit the HPM is to pull the W#/V_{pp} signal HIGH. If the W#/V_{pp} signal is permanently tied HIGH, the HPM can never be activated. In this case, only the SPM is available, using the status register block protect bits (BP2, BP1, BP0).
The device is first selected by driving chip select (S#) LOW. The command code for READ DATA BYTES is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of serial clock (C). Then the memory contents at that address is shifted out on serial data output (DQ1), each bit being shifted out at a maximum frequency \( f_R \) during the falling edge of C.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Therefore, the entire memory can be read with a single READ DATA BYTES command. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The READ DATA BYTES command is terminated by driving S# HIGH. S# can be driven HIGH at any time during data output. Any READ DATA BYTES command issued while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected without any effect on the cycle that is in progress.

Figure 14: READ DATA BYTES Command Sequence

Note: 1. \( C_x = 7 + (A_{[MAX]} + 1) \).
READ DATA BYTES at HIGHER SPEED

The device is first selected by driving chip select (S#) LOW. The command code for the READ DATA BYTES at HIGHER SPEED command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of serial clock (C). Then the memory contents at that address are shifted out on serial data output (DQ1) at a maximum frequency \( f_C \), during the falling edge of C.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Therefore, the entire memory can be read with a single READ DATA BYTES at HIGHER SPEED command. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The READ DATA BYTES at HIGHER SPEED command is terminated by driving S# HIGH. S# can be driven HIGH at any time during data output. Any READ DATA BYTES at HIGHER SPEED command issued while an ERASE, PROGRAM, or WRITE cycle is in progress is rejected without any effect on the cycle that is in progress.

**Figure 15: READ DATA BYTES at HIGHER SPEED Command Sequence**

Note: 1. \( C_x = 7 + (A_{[MAX]} + 1) \).
PAGE PROGRAM

The PAGE PROGRAM command allows bytes in the memory to be programmed, which means the bits are changed from 1 to 0. Before a PAGE PROGRAM command can be accepted a WRITE ENABLE command must be executed. After the WRITE ENABLE command has been decoded, the device sets the write enable latch (WEL) bit.

The PAGE PROGRAM command is entered by driving chip select (S#) LOW, followed by the command code, three address bytes, and at least one data byte on serial data input (DQ0).

If the eight least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page; that is, from the address whose eight least significant bits (A7-A0) are all zero. S# must be driven LOW for the entire duration of the sequence.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without any effects on the other bytes of the same page.

For optimized timings, it is recommended to use the PAGE PROGRAM command to program all consecutive targeted bytes in a single sequence rather than to use several PAGE PROGRAM sequences, each containing only a few bytes.

S# must be driven HIGH after the eighth bit of the last data byte has been latched in. Otherwise the PAGE PROGRAM command is not executed.

As soon as S# is driven HIGH, the self-timed PAGE PROGRAM cycle is initiated; the cycle’s duration is $t_{\text{PP}}$. While the PAGE PROGRAM cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed PAGE PROGRAM cycle, and 0 when the cycle is completed. At some unspecified time before the cycle is completed, the write enable latch (WEL) bit is reset.

A PAGE PROGRAM command is not executed if it applies to a page protected by the block protect bits BP2, BP1, and BP0.

Figure 16: PAGE PROGRAM Command Sequence

![PAGE PROGRAM Command Sequence Diagram]

Note: 1. $C_x = 7 + (A[\text{MAX}] + 1)$. 
SECTOR ERASE

The SECTOR ERASE command sets to 1 (FFh) all bits inside the chosen sector. Before the SECTOR ERASE command can be accepted, a WRITE ENABLE command must have been executed previously. After the WRITE ENABLE command has been decoded, the device sets the write enable latch (WEL) bit.

The SECTOR ERASE command is entered by driving chip select (S#) LOW, followed by the command code, and three address bytes on serial data input (DQ0). Any address inside the sector is a valid address for the SECTOR ERASE command. S# must be driven LOW for the entire duration of the sequence.

S# must be driven HIGH after the eighth bit of the last address byte has been latched in. Otherwise the SECTOR ERASE command is not executed. As soon as S# is driven HIGH, the self-timed SECTOR ERASE cycle is initiated; the cycle’s duration is t_{SE}. While the SECTOR ERASE cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed SECTOR ERASE cycle, and is 0 when the cycle is completed. At some unspecified time before the cycle is completed, the WEL bit is reset.

A SECTOR ERASE command is not executed if it applies to a sector that is hardware or software protected.

Figure 17: SECTOR ERASE Command Sequence

**Note:** 1. \( C_x = 7 + (A[\text{MAX}] + 1) \).
BULK ERASE

The BULK ERASE command sets all bits to 1 (FFh). Before the BULK ERASE command can be accepted, a WRITE ENABLE command must have been executed previously. After the WRITE ENABLE command has been decoded, the device sets the write enable latch (WEL) bit.

The BULK ERASE command is entered by driving chip select (S#) LOW, followed by the command code on serial data input (DQ0). S# must be driven LOW for the entire duration of the sequence.

S# must be driven HIGH after the eighth bit of the command code has been latched in. Otherwise the BULK ERASE command is not executed. As soon as S# is driven HIGH, the self-timed BULK ERASE cycle is initiated; the cycle’s duration is $t_{BE}$. While the BULK ERASE cycle is in progress, the status register may be read to check the value of the write in progress (WIP) bit. The WIP bit is 1 during the self-timed BULK ERASE cycle, and is 0 when the cycle is completed. At some unspecified time before the cycle is completed, the WEL bit is reset.

The BULK ERASE command is executed only if all block protect (BP2, BP1, BP0) bits are 0. The BULK ERASE command is ignored if one or more sectors are protected.

Figure 18: BULK ERASE Command Sequence
Power-Up/Down and Supply Line Decoupling

At power-up and power-down, the device must not be selected; that is, chip select (S#) must follow the voltage applied on \( V_{CC} \) until \( V_{CC} \) reaches the correct value:

- \( V_{CC, min} \) at power-up, and then for a further delay of \( t_{VSL} \)
- \( V_{SS} \) at power-down

A safe configuration is provided in the SPI Modes section.

To avoid data corruption and inadvertent WRITE operations during power-up, a power-on-reset (POR) circuit is included. The logic inside the device is held reset while \( V_{CC} \) is less than the POR threshold voltage, \( V_{WI} \) – all operations are disabled, and the device does not respond to any instruction. Moreover, the device ignores the following instructions until a time delay of \( t_{PUW} \) has elapsed after the moment that \( V_{CC} \) rises above the \( V_{WI} \) threshold:

- WRITE ENABLE
- PAGE PROGRAM
- SECTOR ERASE
- BULK ERASE
- WRITE STATUS REGISTER

However, the correct operation of the device is not guaranteed if, by this time, \( V_{CC} \) is still below \( V_{CC, min} \). No WRITE STATUS REGISTER, PROGRAM, or ERASE instruction should be sent until:

- \( t_{PUW} \) after \( V_{CC} \) has passed the \( V_{WI} \) threshold
- \( t_{VSL} \) after \( V_{CC} \) has passed the \( V_{CC, min} \) level

If the time, \( t_{VSL} \), has elapsed, after \( V_{CC} \) rises above \( V_{CC, min} \), the device can be selected for READ instructions even if the \( t_{PUW} \) delay has not yet fully elapsed.

\( V_{PPH} \) must be applied only when \( V_{CC} \) is stable and in the \( V_{CC, min} \) to \( V_{CC, max} \) voltage range.
After power-up, the device is in the following state:
- Standby power mode
- Write enable latch (WEL) bit is reset

Normal precautions must be taken for supply line decoupling to stabilize the \( V_{CC} \) supply. Each device in a system should have the \( V_{CC} \) line decoupled by a suitable capacitor close to the package pins; generally, this capacitor is of the order of 0.1\( \mu F \).

At power-down, when \( V_{CC} \) drops from the operating voltage to below the POR threshold voltage \( V_{WI} \), all operations are disabled and the device does not respond to any instruction.

Note: If power-down occurs while a WRITE, PROGRAM, or ERASE cycle is in progress, some data corruption may result.

### Power-Up Timing and Write Inhibit Voltage Threshold Specifications

**Table 7: Power-Up Timing and \( V_{WI} \) Threshold**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t^{VSL} )</td>
<td>( V_{CC,min} ) to ( S# ) LOW</td>
<td>200</td>
<td>–</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t^{PUW} )</td>
<td>Time delay to WRITE instruction</td>
<td>400</td>
<td>–</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( V_{WI} )</td>
<td>Write Inhibit voltage</td>
<td>1.5</td>
<td>2.5</td>
<td>V</td>
</tr>
</tbody>
</table>

Note: 1. Parameters are characterized only.
Initial Delivery Status

The device is delivered as the following:

- Memory array erased: all bits are set to 1 (each byte contains FFh)
- Status register contains 00h (all status register bits are 0)
Maximum Ratings and Operating Conditions

Note: Stressing the device beyond the absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device beyond any specification or condition in the operating sections of this datasheet is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 8: Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSTG</td>
<td>Storage temperature</td>
<td>–65</td>
<td>150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>VIO</td>
<td>Input and output voltage (with respect to ground)</td>
<td>–0.5</td>
<td>VCC + 0.6</td>
<td>V</td>
<td>1</td>
</tr>
<tr>
<td>VCC</td>
<td>Supply voltage</td>
<td>–0.2</td>
<td>4.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VPP</td>
<td>FAST PROGRAM and ERASE voltage</td>
<td>–0.2</td>
<td>10.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VESD</td>
<td>Electrostatic discharge voltage (Human Body model)</td>
<td>–2000</td>
<td>2000</td>
<td>V</td>
<td>2</td>
</tr>
</tbody>
</table>

Notes: 1. The minimum voltage may reach the value of –2V for no more than 20ns during transitions; the maximum may reach the value of VCC + 2V for no more than 20ns during transitions.
2. The VESD signal: JEDEC Std JESD22-A114A (C1 = 100pF, R1 = 1500Ω, R2 = 500Ω).

Table 9: Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>Supply voltage</td>
<td>2.7</td>
<td>–</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>VPPH</td>
<td>Supply voltage on W#/VPP pin for FAST PROGRAM and ERASE</td>
<td>8.5</td>
<td>–</td>
<td>9.5</td>
<td>V</td>
</tr>
<tr>
<td>TA</td>
<td>Ambient operating temperature</td>
<td>–40</td>
<td></td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>TAVPP</td>
<td>Ambient operating temperature for FAST PROGRAM and ERASE</td>
<td>15</td>
<td>25</td>
<td>35</td>
<td>°C</td>
</tr>
</tbody>
</table>
## Electrical Characteristics

### Table 10: DC Current Specifications

Note 1 applies to the entire table.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_L$</td>
<td>Input leakage current</td>
<td>–</td>
<td>–</td>
<td>±2</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$I_{LO}$</td>
<td>Output leakage current</td>
<td>–</td>
<td>–</td>
<td>±2</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$I_{CC1}$</td>
<td>Standby current</td>
<td>$S# = V_{CC}, V_{IN} = V_{SS}$ or $V_{CC}$</td>
<td>–</td>
<td>100</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>$I_{CC3}$</td>
<td>Operating current (READ)</td>
<td>$C = 0.1 V_{CC}/0.9 V_{CC}$ at 50 MHz, $DQ1 = Open$</td>
<td>–</td>
<td>6</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{CC4}$</td>
<td>Operating current (PAGE PROGRAM)</td>
<td>$S# = V_{CC}$</td>
<td>–</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{CC5}$</td>
<td>Operating current (WRITE STATUS REGISTER)</td>
<td>$S# = V_{CC}$</td>
<td>–</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{CC6}$</td>
<td>Operating current (SECTOR ERASE)</td>
<td>$S# = V_{CC}$</td>
<td>–</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{CC7}$</td>
<td>Operating current (BULK ERASE)</td>
<td>$S# = V_{CC}$</td>
<td>–</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{CCP}$</td>
<td>Operating current (FAST PROGRAM/ERASE)</td>
<td>$S# = V_{CC}, V_{PP} = V_{PPH}$</td>
<td>–</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>$I_{pp}$</td>
<td>$V_{PP}$ operating current (FAST PROGRAM/ERASE)</td>
<td>$S# = V_{CC}, V_{PP} = V_{PPH}$</td>
<td>–</td>
<td>20</td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

**Note:** 1. Characterized only.

### Table 11: DC Voltage Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IL}$</td>
<td>Input LOW voltage</td>
<td>–</td>
<td>–0.5</td>
<td>0.3 $V_{CC}$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input HIGH voltage</td>
<td>–</td>
<td>0.7 $V_{CC}$</td>
<td>$V_{CC} + 0.2$</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output LOW voltage</td>
<td>$I_{OL} = 1.6mA$</td>
<td>–</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output HIGH voltage</td>
<td>$I_{OH} = -100µA$</td>
<td>$V_{CC} - 0.2$</td>
<td>–</td>
<td>V</td>
</tr>
</tbody>
</table>
AC Characteristics

In the following AC specifications, output High-Z is defined as the point where data out is no longer driven.

Table 12: AC Measurement Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Load capacitance</td>
<td>30</td>
<td>30</td>
<td>pF</td>
</tr>
<tr>
<td></td>
<td>Input rise and fall times</td>
<td>–</td>
<td>5</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>Input pulse voltages</td>
<td>0.2 V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>0.8 V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Input timing reference voltages</td>
<td>0.3 V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>0.7 V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Output timing reference voltages</td>
<td>V&lt;sub&gt;CC/2&lt;/sub&gt;</td>
<td>V&lt;sub&gt;CC/2&lt;/sub&gt;</td>
<td>V</td>
</tr>
</tbody>
</table>

Figure 20: AC Measurement I/O Waveform

Input levels: 0.2V<sub>CC</sub>, 0.8V<sub>CC</sub>

Input and output timing reference levels: 0.3V<sub>CC</sub>, 0.5V<sub>CC</sub>, 0.7V<sub>CC</sub>

Table 13: Capacitance

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>C&lt;sub&gt;OUT&lt;/sub&gt;</td>
<td>Output capacitance (DQ1)</td>
<td>V&lt;sub&gt;OUT&lt;/sub&gt; = 0 V</td>
<td>–</td>
<td>8</td>
<td>pF</td>
<td>1</td>
</tr>
<tr>
<td>C&lt;sub&gt;IN&lt;/sub&gt;</td>
<td>Input capacitance (other pins)</td>
<td>V&lt;sub&gt;IN&lt;/sub&gt; = 0 V</td>
<td>–</td>
<td>6</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>

Note: 1. Values are sampled only, not 100% tested, at T<sub>A</sub> = 25°C and a frequency of 20 MHz.
## Table 14: AC Specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Alt.</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>fC</td>
<td>fC</td>
<td>Clock frequency for all commands (except READ)</td>
<td>D.C.</td>
<td>–</td>
<td>54</td>
<td>MHz</td>
<td>1</td>
</tr>
<tr>
<td>fR</td>
<td>–</td>
<td>Clock frequency for READ command</td>
<td>D.C.</td>
<td>–</td>
<td>33</td>
<td>MHz</td>
<td>1</td>
</tr>
<tr>
<td>fCH</td>
<td>fCLH</td>
<td>Clock HIGH time</td>
<td>9</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fCL</td>
<td>fCLL</td>
<td>Clock LOW time</td>
<td>9</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fCLCH</td>
<td>–</td>
<td>Clock rise time (peak to peak)</td>
<td>0.1</td>
<td>–</td>
<td>–</td>
<td>V/ns</td>
<td>3, 4</td>
</tr>
<tr>
<td>fCHCL</td>
<td>–</td>
<td>Clock fall time (peak to peak)</td>
<td>0.1</td>
<td>–</td>
<td>–</td>
<td>V/ns</td>
<td>3, 4</td>
</tr>
<tr>
<td>fSLCH</td>
<td>fCSS</td>
<td>S# active setup time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fCHSL</td>
<td>–</td>
<td>S# not active hold time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fDVCH</td>
<td>fDSU</td>
<td>Data In setup time</td>
<td>2</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fCHDX</td>
<td>fDH</td>
<td>Data In hold time</td>
<td>3</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fCHSH</td>
<td>–</td>
<td>S# active hold time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fSHCH</td>
<td>–</td>
<td>S# not active setup time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fSHSL</td>
<td>fCSH</td>
<td>S# deselect time</td>
<td>50</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>2</td>
</tr>
<tr>
<td>fSHQZ</td>
<td>fDIS</td>
<td>Output disable time</td>
<td>–</td>
<td>–</td>
<td>8</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fCLOV</td>
<td>fV</td>
<td>Clock LOW to output valid</td>
<td>–</td>
<td>–</td>
<td>8</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fCLQX</td>
<td>fHO</td>
<td>Output hold time</td>
<td>1</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fHLCH</td>
<td>–</td>
<td>HOLD# setup time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fCHHH</td>
<td>–</td>
<td>HOLD# hold time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fHHCH</td>
<td>–</td>
<td>HOLD# setup time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fCHHL</td>
<td>–</td>
<td>HOLD# hold time (relative to C)</td>
<td>4</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fHHX</td>
<td>fLZ</td>
<td>HOLD# to output Low-Z</td>
<td>–</td>
<td>–</td>
<td>8</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fHLQZ</td>
<td>fHZ</td>
<td>HOLD# to output High-Z</td>
<td>–</td>
<td>–</td>
<td>8</td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>fWHSL</td>
<td>–</td>
<td>Write protect setup time</td>
<td>20</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>5</td>
</tr>
<tr>
<td>fSHWL</td>
<td>–</td>
<td>Write protect hold time</td>
<td>100</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>5</td>
</tr>
<tr>
<td>fVPPHSL</td>
<td>–</td>
<td>Enhanced program supply voltage HIGH to chip select LOW</td>
<td>200</td>
<td>–</td>
<td>–</td>
<td>ns</td>
<td>6</td>
</tr>
</tbody>
</table>

Notes:
1. D.C. stands for direct current. \( fC = 0 \)
2. The \( fCH \) and \( fCL \) signal values must be greater than or equal to \( 1/fC \).
3. Signal values are guaranteed by characterization, not 100% tested in production.
4. Signal clock rise and fall time values are expressed as a slew rate.
5. Signal values are only applicable as a constraint for a WRITE STATUS REGISTER command when SRWD bit is set at 1.
6. \( V_{PPH} \) should be kept at a valid level until the PROGRAM or ERASE operation has completed and its result (success or failure) is known.
Table 15: AC Specifications, Command Times

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$^1W$</td>
<td>WRITE STATUS REGISTER cycle time</td>
<td>–</td>
<td>1.3</td>
<td>15</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>$^1PP$</td>
<td>PAGE PROGRAM cycle time (256 bytes)</td>
<td>–</td>
<td>0.5</td>
<td>5</td>
<td>ms</td>
<td>1</td>
</tr>
<tr>
<td>$^1PP$</td>
<td>PAGE PROGRAM cycle time ($n$ bytes)</td>
<td>–</td>
<td>int ($n/8$) x 0.015</td>
<td>5</td>
<td>ms</td>
<td>1, 2</td>
</tr>
<tr>
<td>$^1PP$</td>
<td>PAGE PROGRAM cycle time ($V_{PP} = V_{PPH}$, 256 bytes)</td>
<td>–</td>
<td>0.4</td>
<td>5</td>
<td>ms</td>
<td>1, 3</td>
</tr>
<tr>
<td>$^1SE$</td>
<td>SECTOR ERASE cycle time</td>
<td>–</td>
<td>1.6</td>
<td>5 (after 10K ERASE cycles)</td>
<td>3 (after 50K ERASE cycles)</td>
<td>6 (after 100K ERASE cycles)</td>
</tr>
<tr>
<td>$^1SE$</td>
<td>SECTOR ERASE cycle time ($V_{PP} = V_{PPI}$)</td>
<td>–</td>
<td>1.6</td>
<td>3 (after 10K ERASE cycles)</td>
<td>5 (after 50K ERASE cycles)</td>
<td>6 (after 100K ERASE cycles)</td>
</tr>
<tr>
<td>$^1BE$</td>
<td>BULK ERASE cycle time</td>
<td>–</td>
<td>130</td>
<td>250</td>
<td>s</td>
<td></td>
</tr>
<tr>
<td>$^1BE$</td>
<td>BULK ERASE cycle time ($V_{PP} = V_{PPH}$)</td>
<td>–</td>
<td>130</td>
<td>250</td>
<td>s</td>
<td></td>
</tr>
</tbody>
</table>

Notes:  
1. When using the PAGE PROGRAM command to program consecutive bytes, optimized timings are obtained in one sequence that includes all the bytes rather than in several sequences of only a few bytes ($1 < n < 256$).
2. int(A) corresponds to the upper integer part of A. For example, int(12/8) = 2 and int(32/8) = 4.
3. Signal values are guaranteed by characterization, not 100% tested in production.

Figure 21: Serial Input Timing
Figure 22: Write Protect Setup and Hold during WRSR when SRWD = 1 Timing

Figure 23: Hold Timing
Figure 24: Output Timing

Figure 25: V\textsubscript{PPH} Timing
Figure 26: VFDFPN8 (MLP8) 8mm x 6mm – Package Code: ME

Note: 1. Drawing is not to scale.
Figure 27: SO16W 300 mils Body Width – Package Code: MF

Note: 1. h = 0.25mm MIN, 0.75mm MAX
Device Ordering Information

Standard Parts

For further information on line items not listed here or on any aspect of this device, contact your nearest representative.

Table 16: Part Number Information Scheme

<table>
<thead>
<tr>
<th>Part Number Category</th>
<th>Category Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device type</td>
<td>M25P = Serial Flash memory for code storage</td>
</tr>
<tr>
<td>Density</td>
<td>128 = 128Mb (16Mb x 8)</td>
</tr>
<tr>
<td>Operating voltage</td>
<td>V = ( V_{CC} = 2.7 \text{V to 3.6V} )</td>
</tr>
<tr>
<td>Package</td>
<td>ME = VFDFPN8 8mm x 6mm (MLP8)</td>
</tr>
<tr>
<td></td>
<td>MF = SO16W (300 mils width)</td>
</tr>
<tr>
<td>Device grade</td>
<td>6 = Industrial temperature range: –40°C to 85°C. Device tested with standard test flow.</td>
</tr>
<tr>
<td>Packing option</td>
<td>– = Standard packing</td>
</tr>
<tr>
<td></td>
<td>T = Tape and reel packing</td>
</tr>
<tr>
<td>Plating technology</td>
<td>P or G = RoHS-compliant</td>
</tr>
<tr>
<td>Lithography</td>
<td>B = 65nm SLC</td>
</tr>
</tbody>
</table>

Note: 1. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.
Revision History

Rev. A – 11/16

• Initial Micron rebrand.